Modeling and development of a bridgeless PFC Boost rectifier

ABSTRACT: This paper proposes a model of the bridgeless PFC (Power Factor Correction) boost rectifier for control purposes based on an averaged small-signal analysis. From circuit laws, four operation modes are defined and explained, ensuring a relationship of physical variables in the converter. Based on the proposed model, two-loop cascade control structures composed of Proportional-Integral (PI) lineal controllers are proposed. Design consideration for dimensioning reactive elements is included, providing minimum values for their inductance and capacitance. Implementation of a laboratory prototype of 900 W and experimental results are presented to validate and reaffirm the proposed model. Experimental results demonstrate that the use of the bridgeless PFC boost converter model allows the Power Factor \(PF\) to be elevated up to 0.99, to reduce the \(THD_i\) (Total Harmonic Distortion of the Current) to 3.9\% and to control the DC voltage level on output. Compliance of standards of power quality EN 61000-3-2 (IEC 1000-3-2) are experimentally verified.

RESUMEN: Este artículo propone un modelo para rectificadores elevadores PFC (Power Factor Correction por sus siglas en inglés) sin puente para propósitos de control y basado en el análisis del promedio de pequeña señal. A partir de las leyes circuitales, cuatro modos de operación son definidos y explicados, asegurando una relación entre las variables físicas del convertidor. Basados en el modelo propuesto, dos lazos cerrados de control compuestos por controladores lineales Proporcionales e Integrales (PI) son propuestos. Algunas consideraciones de diseño para dimensionar los elementos reactivos son incluidas, de tal forma que se obtienen valores mínimos para su inductancia y capacitancia. Se presenta la implementación de un prototipo de 900 W con resultados experimentales que permite validar y reafirmar el modelo propuesto. Los resultados experimentales demuestran que el uso del convertidor PFC permite elevar el factor de potencia \(PF\) a 0.99 o más y reducir el \(THD_i\) (Total Harmonic Distortion of the Current por sus siglas en Inglés) a 3,9 \%, además de controlar el bus DC en la salida. Se verifica experimentalmente que el convertidor PFC desarrollado está de acuerdo con los estándares de calidad de la potencia EN 61000-3-2 (IEC 1000-3-2).

1. Introduction

AC-DC power converters, also known as rectifiers, allow obtaining direct current from an AC power source. Rectifiers are widely used in applications such as consumer electronics products, switching power supplies, uninterrupted power supplies and charging systems for hybrid vehicles [1, 2]. Usually, conventional rectifiers are reliable and easy to design. These rectifiers are composed of a full bridge-diode and a capacitor. The capacitor charge leads to current peaks in the source; consequently, the use of conventional rectifiers in AC distribution systems is responsible for increments in the \(THD_i\), reducing the Power Factor \(PF\) and efficiency of distribution networks [1, 2].

An increase of the \(THD_i\) in distribution networks can lead to higher power losses in cables, transformers and generators. Besides, a high \(THD\) can cause the magnification of resonant currents, failures in protection devices, and degradation of voltage waveform in large-impedance lines [2-4].

Compliance of power quality standards such as IEEE 519-2014 [5] and IEC 61000-3-2 suggests decreasing the \(THD\), improving the \(PF\) and reducing the Electromagnetic Interference (EMI) [6].

The reduction of the \(THD\), and increase in \(PF\) at the source can be achieved by using passive filters or controlled rectifiers. Usually, passive filters are tuned LC filters [7]. Capacitors and inductors used in such filters exhibit high
cost, volume and weight [8]. Moreover, controlled rectifiers are more efficient than passive filters. These rectifiers operate based on power switches and have one or more closed-loop control systems [9]. Controlled rectifiers can regulate PF, reduce THD, and control DC voltage at the load [8,10,11].

Some AC-DC controlled converters with PFC reported by technical literature are: conventional boost rectifier composed of diodes bridge and boost converter [12-14], AC-DC interleaved boost converter [15, 16], and bridgeless boost PFC converter [17-19].

Conventional boost rectifier is the most common topology among the AC-DC converters [2, 16]. It offers a simple way to achieve high PF and regulated output voltage. Nevertheless, losses from the diode bridge rectifier are significant, particularly at lower input voltage and high output [3].

The bridgeless PFC boost converter has one semiconductor less in the line-current path from source to load, reducing power losses and improving efficiency, in comparison with conventional boost rectifier [20]. The bridgeless PFC boost converter can supply up to 3.5 kW of power to the load and can reduce the ripple voltage in load and the ripple current in source. Moreover, inductors are located on the AC side facilitating its design and EMI filtering [17-22].

A literature review of the bridgeless PFC boost converter and some experimental tests have been reported in [2]. A comparative evaluation of conventional boost rectifier, AC-DC interleaved PFC boost converter and bridgeless PFC boost converter has been presented in [1]. This work demonstrated experimentally that the bridgeless PFC boost converter is more efficient than conventional boost rectifiers. In [17, 18], an improved bridgeless PFC boost topology is proposed to reduce common mode noise. A novel technique for measuring the source current and implementation of the bridgeless PFC boost converter prototype has been introduced in [23]. A calculation of switching losses and an experimental development of the bridgeless PFC boost converter have been explained and analyzed in [21]. An analysis of the THD, and a laboratory prototype of the bridgeless PFC boost converter have been presented in [23]. A topology with soft switching, a control strategy and an experimental approach of bridgeless PFC boost have been proposed in [3].

Although a great variety of studies have been conducted regarding the design of bridgeless PFC boost converter, the reviewed technical literature does not report the phenomenological modeling of the bridgeless PFC boost converter that allows model-based controller design, sizing of components, and analysis of its dynamics, as well as losses and performance in extreme conditions.

This paper proposes an averaged small-signal model for the bridgeless PFC boost converter that allows knowing the dynamic performance of the converter prior to its experimental implementation and the systematic design of the control system. This modeling approach could easily be generalized to other converter topologies [24]. In addition, this paper presents the principle of operation, control system design, design equations, implementation of a laboratory prototype of 900 W and experimental results that corroborate the theoretical approaches.

In this paper, the operating principle of the bridgeless PFC boost converter is studied in section II. The averaged large-signal and averaged small-signal model of the bridgeless PFC boost converter are proposed in section III and IV, respectively. The design of control systems is presented in section V. Design considerations and experimental results are given in section VI and VII, respectively. Finally, conclusions are presented in section VIII.

2. Operating Principle

This section presents the operating principle and mathematical model of the bridgeless boost PFC converter. This model represents the relationship of physical variables in the power converter. Power converters switches work in cut-off and saturation regions; consequently, the bridgeless PFC boost converter exhibits a nonlinear and time-varying dynamic behavior [24, 25].

The bridgeless PFC boost converter presented in this study works in Continuous Conduction Mode (CCM). Figure 1 shows the bridgeless PFC boost converter topology. This topology is composed of two power switches $Q_1$ and $Q_2$, two fast switching diodes $D_1$ and $D_2$, two conventional rectifier diodes $D_3$ and $D_4$, two inductors with same values $L_1$ and $L_2$, a capacitor $C$, and a load $R_L$ [17-19].

![Figure 1 Bridgless PFC boost converter topology](image)

The proposed bridgeless PFC boost converter model is obtained based on Kirchhoff’s and Ohm’s laws, and the commutation states of switches $Q_1$ and $Q_2$. Then, the averaged large-signal model is achieved averaging the switched model on one switching period [26]. Subsequently, the model is linearized using small variations around an operating point, obtaining the small-signal model. Finally, the model is transformed into the state-space and S domain [25, 26].
Enhancing the accuracy of the model adds complexity to it; increasing the time required for the simulation and the complexity of the control system design. Moreover, increasing the model complexity does not provide significant information about the dominant dynamic behavior of the converter [27-29]. Consequently, the model proposed in this paper is obtained based on the next simplifying assumptions: 1) switches are considered “ideal”, i.e. they have zero-value resistance during conduction and infinite-value resistance when the switch is turned off; 2) switching time is infinitely short; 3) sources are considered “ideal”, i.e. the voltage source provides infinite short circuit power; and 4) switching frequency is much higher than input voltage frequency, i.e. amplitude variations in the source are not significant in one switching period ($T_{sw}$).

The bridgeless PFC boost converter has four operating modes. The controlled commutation of $Q_1$ and $Q_2$ during positive and negative half cycles of the AC input voltage allows output voltage regulation and input current tracking control. Figure 2 shows the four operating modes of the bridgeless PFC boost converter.

Next section describes the operating modes of the bridgeless PFC boost converter and the equations that compose the switched model.

### 2.1. Operating Mode 1

In operating mode 1, the input voltage ($v_s$) is positive and $Q_1$ is turned on; moreover, $Q_2$ and $D_2$ are directly polarized. Input current ($i_s$) increases exponentially, storing energy in inductor $L_1$. Simultaneously, $C$ supplies power to the load ($R_L$), reducing the output voltage ($v_c$). The current of the capacitor ($i_c$) is assumed positive when it charges the capacitor. The mathematical relationship of voltages and currents in the equivalent circuit for operating mode 1 is given by Eqs. (1) and (2):

$$\frac{di_s}{dt} = \frac{v_s}{L_1} \tag{1}$$

$$\frac{dv_c}{dt} = -\frac{v_c}{R_LC} \tag{2}$$

Figure 2 Operating modes of the bridgeless PFC boost converter
2.2. Operating Mode 2

In operating mode 2, $v_s$ is positive and $Q_1$ and $Q_2$ are turned on; moreover, $D_1$ and $D_2$ are directly polarized. $v_s$ and the voltage induced in $L_2$ are added, supplying power to $R_1$ and $C$. $v_c$ rises exponentially, incrementing $i_c$; simultaneously, $i_s$ is reduced. The mathematical relationship of voltages and currents in the equivalent circuit for operating mode 2 is given by Eqs. (3) to (5):

$$\frac{di_s}{dt} = \frac{v_s}{L_1} (v_c - v_s)$$  \hspace{1cm} (3)
$$i_s = i_c + i_L$$  \hspace{1cm} (4)
$$\frac{dv_c}{dt} = \frac{i_s}{C} - \frac{v_c}{R_1C}$$  \hspace{1cm} (5)

Where $i_s$ is the load current.

2.3. Operating Mode 3

In operating mode 3, $v_s$ is negative and $Q_1$ is turned off; moreover, $Q_2$ and $D_2$ are directly polarized. $i_s$ increases, storing energy in inductor $L_c$. Simultaneously, $C$ supplies power to $R_1$, reducing $v_c$. The mathematical relationship of voltages and currents in the equivalent circuit for operating mode 3 is given by Eqs. (6) and (7):

$$\frac{di_s}{dt} = \frac{v_s}{L_2}$$  \hspace{1cm} (6)
$$\frac{dv_c}{dt} = -\frac{v_c}{R_1C}$$  \hspace{1cm} (7)

2.4. Operating Mode 4

In operating mode 4, $v_s$ is negative and $Q_2$ and $Q_3$ are turned off; moreover, $D_2$ and $D_3$ are directly polarized. $v_s$ and the voltage induced in $L_2$ are added, supplying power to $R_1$ and $C$. The mathematical relationship of voltages and currents in the equivalent circuit for operating mode 4 is given by Eqs. (8) and (9):

$$\frac{di_s}{dt} = \frac{1}{L_2} (v_s - v_c)$$  \hspace{1cm} (8)
$$\frac{dv_c}{dt} = \frac{i_s}{C} - \frac{v_c}{R_1C}$$  \hspace{1cm} (9)

3. Averaged large-signal model of the bridgeless PFC Boost converter

The averaged large-signal model replicates the average behavior of the power converter and it can be obtained based on switched model. The error between the averaged model and real behavior of the bridgeless PFC boost converter is negligible for control purposes. This is due to the fact that the converter cross-over frequency $f_c$ is much lower than the switching frequency, i.e. $f_c \ll f_s$. The averaged large-signal model is computed over a switching period $T_{sw}$. Current and voltage ripples are neglected in the averaged model in one $T_{sw}$. This switching period is sufficiently small in relation to the system dynamics, representing the low-frequency behavior of the power converter [25, 26].

The averaged large-signal model neglects high-frequency dynamics caused by the switching of $Q_1$ and $Q_2$. The result is a continuous-time model that does not take into account high frequency dynamics [26]. The bridgeless PFC boost converter can be modeled with a second order model, due to the fact that inductors $L_1$ and $L_2$ have the same value. For subsequent analysis $L_1 = L_2 = L$. This converter can be described by means of state equations for each switching interval as shown below. The state-space model describes the differential equations of the circuits depicted in Figure 2 in canonical form, where $i_s$ and $v_c$ are the components of the state variables vector $\mathbf{x}$. The state-space model when $Q_1$ and $Q_2$ are turned on (on), i.e. in 1 and 3 operating modes is given by Eq. (10):

$$\begin{bmatrix} \frac{di_s}{dt} \\ \frac{dv_c}{dt} \end{bmatrix} = \begin{bmatrix} 0 & 0 \\ -\frac{1}{R_1C} & \frac{1}{L} \end{bmatrix} \begin{bmatrix} i_s \\ v_c \end{bmatrix} + \begin{bmatrix} 1 \\ 0 \end{bmatrix} v_s$$ \hspace{1cm} (10)

Where $A_1$ and $B_1$ denote coefficient matrices in operating modes 1 and 3. The state-space model when $Q_1$ and $Q_2$ are turned off (off), i.e. in 2 and 4 operating modes is defined in (11):

$$\begin{bmatrix} \frac{di_s}{dt} \\ \frac{dv_c}{dt} \end{bmatrix} = \begin{bmatrix} 0 & \frac{1}{L} \\ -\frac{1}{R_1C} & \frac{1}{C} \end{bmatrix} \begin{bmatrix} i_s \\ v_c \end{bmatrix} + \begin{bmatrix} 1 \\ 0 \end{bmatrix} v_s$$ \hspace{1cm} (11)

Where $A_2$ and $B_2$ denote coefficient matrices in operating modes 2 and 4, respectively.

The averaged large-signal model requires that $i_s$ and $v_c$ are time-continuous variables, i.e. $i_s$ and $v_c$ cannot change abruptly in the limit between $t_{on}$ and $t_{off}$. This model can be calculated in Eqs. (12) and (13):

$$\dot{x} = (A_1 x + B_1 v_s)D + (A_2 x + B_2 v_s)D'$$ \hspace{1cm} (12)
$$\dot{x} = (A_1 x + A_2 D') x + (B_1 D + B_2 D') v_s$$ \hspace{1cm} (13)

Where $A$ and $B$ are the coefficient matrices of the averaged large-signal model of the bridgeless PFC boost converter, $D$ is a duty cycle, $D' = 1 - D$, $t_{on} = D T_{sw}$, and $t_{off} = (1 - D) T_{sw}$. Coefficients of $A$ and $B$ matrices are given in (14).

$$\dot{x} = \begin{bmatrix} 0 & -\frac{(D - 1)}{C} \\ \frac{(D - 1)}{C} & -\frac{1}{R_1C} \end{bmatrix} x + \begin{bmatrix} 1 \\ 0 \end{bmatrix} v_s$$ \hspace{1cm} (14)
4. Averaged small-signal model of the bridgeless PFC Boost converter

The bridgeless PFC boost converter can be perturbed by small variations in $v_s$, causing small variations in $i_s$ and $v_c$ with respect to their steady state values. The control system must modify $D$ to control $i_s$ and $v_c$ state variables. These variations around the equilibrium point can be expressed by (15).

$$D = \bar{D} + \hat{d} ; \quad v_s = \bar{v}_s + \hat{v}_s ; \quad x = \bar{x} + \hat{x}$$ (15)

Where $\bar{D}$, $\bar{v}_s$ and $\bar{x}$ denote values in the equilibrium point; and $\hat{d}$, $\hat{v}_s$ and $\hat{x}$ are small-signal variations around the equilibrium point.

$$\frac{d}{dt}(\bar{x} + \hat{x}) = [A_1(\bar{D} + \hat{d}) + A_2(1 - \bar{D} - \hat{d})](\bar{x} + \hat{x})$$

$$+ [B_1(\bar{D} + \hat{d}) + B_2(1 - \bar{D} - \hat{d})](\bar{v}_s + \hat{v}_s)$$

(16)

Where $\frac{d}{dt}(\bar{x}) = 0$

Eq. (16) represents a non-linear model of the bridgeless PFC boost converter, since it exhibits the product of time-dependent variables. The non-linear model can be linearized based on the following assumptions: $\bar{v}_s, V_s \gg \hat{v}_s, \bar{x} \gg \hat{x}, D \gg \hat{d}$; i.e., variations of signals around the equilibrium point are small in comparison with the signal magnitude. Consequently, the magnitudes of $\hat{v}_s$ and $\hat{x}$ are negligible in comparison with the magnitudes of $(\bar{v}_s), \bar{x}$ and $D$, i.e., $\hat{v}_s \equiv 0$ and $\hat{x} \equiv 0$. The non-linear model can be obtained from the previous assumptions and it is given by (17).

$$\dot{x} = A\bar{x} + B\bar{v}_s + A\hat{x} + B\hat{v}_s + [(A_1 - A_2)\bar{x} + (B_1 - B_2)\bar{v}_s]\hat{d}$$

(17)

4.1. Operating Point

The operating point and the steady-state model is obtained by setting all the time derivatives given in (17) to zero, such as expressed by expressions (18) to (20). Note that, the matrix $A$ must be invertible for appropriating solution of the equations:

$$\frac{d}{dt}\bar{x} = A\bar{x} + B\bar{v}_s = 0$$ (18)

$$\bar{x} = -A^{-1}B\bar{v}_s$$ (19)

$$\bar{x} = \begin{bmatrix} \bar{v}_s \\ \bar{v}_c \end{bmatrix} = \begin{bmatrix} \bar{v}_s \\ \frac{R_L (1 - D)^2}{\bar{v}_c} \end{bmatrix}$$ (20)

4.2. Linearized state-space model of the bridgeless PFC Boost converter

Linear control laws can be obtained based on the linearization of the model around an operating point. The linearized state-space small-signal model of the bridgeless PFC boost converter can be calculated replacing, $[13]$ and $[16]$ in [15]. The linearized model around the operating point can be expressed by (21) and (22):

$$\frac{d\tilde{x}(t)}{dt} = A\tilde{x} + B\tilde{v}_s + [(A_1 - A_2)\bar{x} + (B_1 - B_2)\bar{v}_s]\hat{d}$$

(21)

$$\frac{d}{dt}\begin{bmatrix} \bar{v}_s \\ \bar{v}_c \end{bmatrix} = \begin{bmatrix} 0 & -\frac{D'}{L} \\ \frac{D'}{C} & -\frac{1}{R_L C} \end{bmatrix}\begin{bmatrix} \bar{v}_s \\ \bar{v}_c \end{bmatrix} + \begin{bmatrix} 0 \\ \frac{1}{L} \end{bmatrix}\hat{v}_s$$

$$- \frac{V_s}{L (1 - D)} - \frac{V_c}{R_L C (1 - D)^2}$$

(22)

4.3. S-domain model of the bridgeless PFC Boost converter

The bridgeless PFC boost converter transfer functions can be derived from the linearized state-space small-signal model. The relation between the state and output variables is given by the following assumptions, Eqs. (23) and (24):

$$\frac{\hat{x}(s)}{\bar{v}_s(s)} = (sI - A)^{-1}B, \quad \text{with } \hat{d} = 0$$ (23)

$$\frac{\hat{x}(s)}{\hat{d}(s)} = (sI - A)^{-1}K, \quad \text{with } \hat{v}_s = 0$$ (24)

Eqs. (25) to (29) show the bridgeless PFC boost converter transfer functions.

$$\frac{\hat{x}(s)}{\frac{\bar{v}_s(s)}{\bar{v}_c(s)}} = \begin{bmatrix} \frac{\bar{v}_s}{s} + \frac{1}{sR_L C} \end{bmatrix} + \frac{\bar{v}_s D'}{R_L (1 - D)^2} + \frac{\bar{v}_c D'}{R_L (1 - D)^2}$$

(25)

$$\frac{\bar{v}_c(s)}{\bar{v}_s(s)} = \begin{bmatrix} \frac{\bar{v}_s}{(1 - D)^2} \end{bmatrix} \frac{\bar{v}_s (L + D')}{R_L (1 - D)^2} + \frac{\bar{v}_c (L + D')}{R_L (1 - D)^2}$$

(26)
5. Design of control systems

The bridgeless PFC boost converter presented in this study exhibits a two-loop cascade control structure composed of Proportional-Integral (PI) linear controllers as shown in Figure 3. The two feedback loops are an inner current control loop and an outer voltage control loop; two-loop cascade control is proposed to eliminate the non-minimum phase behavior of the output voltage \[9\]. Simulation and design of the control loops were performed using Matlab.

\[
\begin{align*}
\frac{L(s)}{d(s)} \bigg|_{d(s) = 0} & \triangleq \frac{V_s}{R_L (1 - D)^3} \frac{LC}{(1 - D)^2} s^2 \frac{1}{R_L} + \frac{L}{(1 - D)^2} s + 1 \\
\frac{L(s)}{d(s)} \bigg|_{d(s) = 0} & \triangleq \frac{1}{(1 - D)^2} \frac{LC}{(1 - D)^2} s^2 + \frac{1}{R_L} + \frac{L}{(1 - D)^2} s + 1
\end{align*}
\]

The inner and fast current control-loop is designed to track the waveform of \(v_s\), allowing unity PF to be achieved. \(i_s\) exhibits fast dynamics and its control system must ensure high bandwidth and fast time response; nevertheless, the current control system must reject the switching noise at \(f_{sw}\). The bandwidth of the current controller \(BW_i\) must be small in comparison with \(f_{sw}\). This work uses \(BW_i \leq 10 \cdot f_{sw}\) \[9, 30, 31\]. Outer and slow voltage control-loop is designed to regulate \(v_L\). The bandwidth of the voltage controller \(BW_v\) must be small in comparison with \(BW_i\). This work uses \(BW_v \leq 10 \cdot BW_i\). In addition, the voltage control loop must reject the oscillations caused by the ripple voltage in input, i.e. \(BW_v \leq 120\text{Hz}\). The voltage control system can also reduce the steady-state error, using an integral control action. The cascade control system must reject perturbations caused by small variations of input voltage and load current \[9, 30, 31\].

In the control system shown in Figure 3, \(v_s\) is filtered with a low pass filter \(F_V\) to reduce the harmonics of 120 Hz. \(v_s\) filtered signal is compared with the set point voltage \(V_{ref}\), producing the voltage error signal \(e_v\). \(e_v\) is processed with the PI voltage controller \(C_v\). The voltage control output signal \(i_{ref}\) is multiplied by \(|\sin (\omega t)|\), providing the reference signal to the current control. \(i_{ref}\) \(i_{ref}\) exhibits the \(|v_s|\) waveform. The measuring signal of \(i_s\) is compared

\[\text{Figure 3 Control system of the bridgeless PFC boost converter}\]
with \(i_{ref}\), obtaining the current error signal \(e\). \(e\) is processed by the PI current controller \(C\). The current control output signal \(d\) is compared with a triangular signal in the Modulator to generate the Pulse-Width Modulation (PWM) signal for switching \(Q_1\) and \(Q_2\). The switching frequency depends on the triangular signal frequency. FFT provides the fundamental harmonic waveform of \(v_s\) such waveform is the reference waveform for \(i_s\), avoiding the bridgeless PFC boost converter to inject new harmonic currents to the distribution network [32].

Figure 4 shows the blocks diagram of the control system. \(G_i\) is the transfer function of \(i_s\) with respect to \(d\) and \(G_v\) is the transfer function of \(v_c\) with respect to \(i_s\).

### 6. Design considerations

#### 6.1. Calculating equations for the reactive elements of the bridgeless PFC Boost converter

Inductors \(L_1\) and \(L_2\) are used as boost inductors and as a filter to minimize the input current ripple, whereas the output capacitor \(C\) is used to minimize the output voltage ripple. The inductors and capacitor values can be determined using the equations that model the dynamic behavior of the converter in operating modes 1 and 3. \(L_1\) and \(L_2\) values are calculated with (1) and the following assumptions: 1) \(i_s\) is linear with respect to time, i.e. \(dt = \Delta t\) and \(di = \Delta i_s\); 2) the bridgeless PFC boost converter operates in CCM; 3) \(f_{sw} \gg f_{line}\), where \(f_{line}\) is line frequency of 60 Hz; and 4) \(v_s\) changes are small in \(T_{ON}\), i.e. \(v_s = \bar{V}_s\) in \(T_{ON}\). Besides, \(L_1\) and \(L_2\) values must be designed to work in the most extreme conditions and they can have the same value \(L\). Eq. (1) can be modified based on previous assumptions as shown in (30).

\[
L \geq \frac{v_s(\min) \left( v_L(\max) - v_s(\min) \right)}{\Delta i_s(\max) f_{sw} v_L(\max)} \tag{32}
\]

The maximum current through \(L_1\) and \(L_2\) \([I_{\text{slim}}]\) is presented when \(P_{\text{out}}\) is maximum and \(V_{\text{in}}\) is minimum. \(I_{\text{slim}}\) determines the wire gauge of the inductors. \(I_{\text{slim}}\) can be calculated by [33]:

\[
I_{s(\max)} = \frac{\sqrt{2} P_{\text{out}(\max)}}{\eta V_{\text{in}(\min)}} \tag{33}
\]

Where \(\eta\) is the expected efficiency of the bridgeless PFC boost converter.

\(C\) value must be designed to work in the most extreme conditions. \(C\) value can be calculated replacing the current and voltage in (2) and it is given by [34]:

\[
C \geq \frac{i_L(\max) \Delta t}{\Delta V_L(\max)} = \frac{i_L(\max)}{2 f_{\text{line}} \Delta V_L(\max)} \tag{34}
\]

Where \(v_c\) is linear with respect to time, i.e. \(dt = \Delta t\) and \(dv_c = \Delta v_c\).

#### 6.2. Functional specifications and values of components of the bridgeless PFC Boost converter.

Table 1 shows the functional specifications of the bridgeless PFC boost converter implemented for laboratory testing.

Table 2 shows values and references of elements of the bridgeless PFC boost converter implemented for laboratory testing. These elements are selected based on (32), (33) and (34).

#### 6.3. Modulator transfer function

The PWM signal is generated by comparison between \(d\) and a signal of triangular waveform. The triangular signal is selected to have unitary amplitude and \(f_{sw}\) frequency. Eq. (35) shows the transfer function of modulator block.

\[
PWM(s) = \frac{1}{V_{\text{triang}}} = 1 \tag{35}
\]

Where \(V_{\text{triang}}\) is the amplitude of the triangular signal.

#### 6.4. Design of low-pass Filter \(F_v\)

The low-pass filter \(F_v\) is composed of an integrator as shown in (36). The integration time \(T_i\) is set to reach the desired cross-over frequency to 31Hz.

\[
F_v(s) = \frac{1}{1 + T_i s} = \frac{1}{1 + 0.005 s} \tag{36}
\]
Figure 5 shows the $F_v(s)$ Bode diagram. In low frequencies, the magnitude of Bode diagram is zero proving unitary gain.

### Table 1: Functional Specifications of the bridgeless PFC boost converter

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Quantity</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{in(min)}$</td>
<td>Minimum input voltage</td>
<td>152.7 V</td>
</tr>
<tr>
<td>$V_{in(max)}$</td>
<td>Maximum input voltage</td>
<td>186.7 V</td>
</tr>
<tr>
<td>$f_L$</td>
<td>Line frequency</td>
<td>60 Hz</td>
</tr>
<tr>
<td>$V_i$</td>
<td>Regulated output voltage</td>
<td>200 V</td>
</tr>
<tr>
<td>$V_{o(max)}$</td>
<td>Maximum regulated output voltage</td>
<td>350 V</td>
</tr>
<tr>
<td>$P_{out(max)}$</td>
<td>Maximum output power</td>
<td>900 W</td>
</tr>
<tr>
<td>$f_{sw}$</td>
<td>Switching frequency</td>
<td>40 KHz</td>
</tr>
<tr>
<td>$\Delta V_o$</td>
<td>Output voltage ripple</td>
<td>10 V</td>
</tr>
<tr>
<td>$\Delta i_o$</td>
<td>Input current ripple</td>
<td>0.5 A</td>
</tr>
</tbody>
</table>

### Table 2: Value of bridgeless PFC boost converter components

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Component</th>
<th>Value/Model</th>
</tr>
</thead>
<tbody>
<tr>
<td>$L_1$-$L_2$</td>
<td>Inductors</td>
<td>3.75 mH</td>
</tr>
<tr>
<td>$C$</td>
<td>Capacitor</td>
<td>2.5 mF</td>
</tr>
<tr>
<td>$D_1$-$D_4$</td>
<td>Rectifier diodes</td>
<td>KBPC1510, 10A, 1000V</td>
</tr>
<tr>
<td>$Q_1$-$Q_2$</td>
<td>Power switches</td>
<td>IGBT IRG4PC50UD</td>
</tr>
<tr>
<td>$D_1$-$D_2$</td>
<td>Fast switching diodes</td>
<td>QH12T Z600, 600V, 12A</td>
</tr>
</tbody>
</table>

Eq. (38) shows the conjugate and complex roots of $G_i$. The real components of these roots are negative; in consequence, the current system of the bridgeless PFC boost converter is inherently stable in open loop.

$$r_{1,2} = -2.25 \pm 277.11i$$  \[38\]

Control systems can be tuned using the root-locus method and the Bode-diagrams. The root-locus method allows analyzing the effect of the gain variations over the poles allocation and absolute stability of the system. Bode-diagrams permit determining bandwidth of current and voltage systems in open and close loop. This tuning permits selecting the appropriate parameters of PI controller to achieve desired system behavior in closed loop [32]. The transfer function of current controller is given by (39):  

$$G_i(s) = \frac{C_i(s)}{d(s)} = \frac{0.694s + 6.251}{1.302 \times 10^{-5}s^2 + 5.863 \times 10^{-5}s + 1}$$  \[37\]

$$G_{i,LC}(s) = \frac{C_i(s)}{I_{s,ref}(s)} = \frac{C_i(s)G_i(s)}{1 + C_i(s)G_i(s)}$$  \[40\]

The bandwidth of the current control system is set to reject the switching noise, i.e. the current control in closed-loop should reject noise at 40kHz and it must track to $i_{ref}$.
Table 3 Expected performance specification of voltage system

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Steady-stable error</td>
<td>&lt;3%</td>
</tr>
<tr>
<td>Stabilization time</td>
<td>&lt;1s</td>
</tr>
</tbody>
</table>

The voltage control system must regulate the output voltage in the bridgeless PFC boost converter, reducing or removing the steady-state error. Integral control action is required in this case. Eq. (44) shows the transfer function of the voltage controller.

\[ G_v(s) = \frac{K_{pi}}{s} + \frac{K_{ii}}{s} = \frac{K_{pi} + K_{ii}}{s} = \frac{0.5s + 0.3}{s} \]  

(44)

Where \( K_{pi} \) is the proportional gain and \( K_{ii} \) is the integration gain in the voltage controller. \( K_{pi} \) and \( K_{ii} \) are selected to reach the expected time performance of the voltage system in close loop shown in Table 3. Transfer function of voltage control system in closed-loop is given in the Eq. (45):

\[ G_{v,LC}(s) = \frac{G_v(s) G_{ii,LC}(s) G_{u}(s)}{1 + G_v(s) G_{ii,LC}(s) G_{u}(s) F_v(s)} \]  

(45)

Figures 8 and 9 show pole-zero plot and Bode plot, respectively. These plots allow comparison between open and close loop behavior of the voltage system. Figure 8 shows that the close-loop eigenvalues are in the left half-plane of pole-zero plot; therefore, the closed-loop system has absolute stability. Figure 9 shows that the voltage system exhibits unity gain for frequencies below 22Hz. This voltage control system helps \( F_v \) filter to reject the 120Hz ripple, working as a low-pass filter. Furthermore, the bandwidth of the voltage system in closed-loop is 45 times smaller than the current system in closed-loop; consequently, the extern control-loop is slow in comparison with the inner control-loop.
LEM LV25-P and LEM LAH50-P were used for sensing voltage and current, respectively. The control system was implemented in the digital platform Single-Board Rio of National Instruments. The control algorithms were programmed in LabVIEW Software. The experimental setup is shown in Figure 10.

PF, THD, and efficiency calculations were performed offline with relation to the output power level. The performance of the prototype was tested from 200W to 900W. Tests were performed at 111Vca, 120Vca and 129Vca in the source.

The PF in the source of the bridgeless PFC boost converter with relation to output power levels is shown in Figure 11. The PF in the source is 0.58 when the control system is turned off. The PF is higher than 0.993 when the control system is turned on. Tests results show that current controller allows significantly the PF in the source to be improved.

The efficiency of the bridgeless PFC boost converter with relation to output power levels is shown in Figure 12. Efficiency trend of the bridgeless PFC boost converter is decreasing in the evaluated output power range. Experimental tests show that efficiency decreases from 99.2% to 88.55% in the range from 200W to 900W. This efficiency reduction is caused by the increase in

7. Experimental results

A 900 W bridge PFC boost prototype was built in order to validate the proposed approach. The converter topology and control scheme are shown in Figure 3. Values of components and functional specifications of the bridgeless PFC boost converter are given in Tables 1 and 2. Power switches formed by $Q_1$ and $Q_2$ operate at 40kHz. The input voltage is almost sinusoidal, so that the PFC boost converter operates for low values of THD, less than 2%.
switching and conduction losses when the output power is incremented.

The $THD_i$ of the bridgeless PFC boost converter with relation to output power levels is shown in Figure 13. Experimental tests were performed at 111Vca, 120Vca and 129Vca in the source. The $THD_i$ is 137.4% when the control system is turned off, and is reduced until it reaches a value of 3.9% when the control system is turned on. Tests results show that the current control system in close loop reduces significantly the $THD_i$. Moreover, tests results in Figure 13 show that the $THD_i$ increase is related with the increment of the input voltage amplitude.

Harmonic orders in the input current with relation to EN 61000-3-2 class A and IEC 1000-3-3 class A standards are shown in Figure 14. Experimental tests were performed at 800W; using 111Vca, 120Vca and 129Vca. Experimental tests show that $THD_i$ reduction allows complying 61000-3-2 class A and IEC 1000-3-3 class A standards in the complete operating range, assuring good power quality in the source. Therefore, the control design must comply with robustness requirements that ensure acceptable performance over the entire operating range.

The bridgeless PFC boost converter operates at 800W; and 111Vca, 120Vca and 129Vca. Figures 11, 12 and 13 show that the reduction of the $THD_i$ improves $PF$ in the source, consequently the system efficiency is increased. Experimental waveforms of $i_s$, $v_s$ and $v_c$ are given in Figure 15. The input current is in phase with the input voltage. This current has a sinusoidal shape. The current control system modifies shape and phase of the input current. Moreover, the voltage control system permits regulating output voltage and to reduce 120Hz ripple. The output voltage value is greater than the input voltage value, due to the fact that the induced voltage in $L_1$ and $L_2$ allows raising the output voltage.

Experimental waveforms of $i_s$, $v_s$ and $v_c$ with load variations are given in Figure 16. This test was obtained by varying the reference current. The load current was changed from 3.7A to 1.55A, this caused a variation in the output power from 523W to 219W, respectively. The dotted orange line represents the reference output voltage value (200Vdc). The cascade control system regulates the output voltage and tracks the reference current with sinusoidal waveform. The response time of the output voltage value was 922ms. The output current variation in this test corresponds to 50% of maximum current. Selected parameters for linear control system allow appropriate dynamic response in the complete operating range.
8. Conclusions

Detailed analysis of the bridgeless PFC boost converter topology in terms of modelling, control and experimental validation has been presented. Experimental results demonstrate that the bridgeless PFC boost converter allows elevating the PF up to 0.99, to reduce the THD, to 3.9% and to control the DC voltage level on output. Compliance of standards of power quality EN 61000-3-2 (IEC 1000-3-2) is experimentally verified in a laboratory prototype of 900 W.

The averaged small-signal model proposed in this paper allows analyzing the dynamic performance of the converter prior to its experimental implementation. This model also allows the systematic design of the control system. This model replicates the average behavior of the power converter around the operational point. The error between averaged model and real behavior of the bridgeless PFC boost converter is negligible for control design purposes. The theoretical approaches have been verified experimentally and the expected performance has been achieved.

Experimental tests allow determining that the proposed model, use for control purposes, significantly reduces the harmonic distortion in input current; consequently, the power factor and efficiency are incremented. Moreover, the voltage control reduces the ripple voltage in load despite the variations of input line.

9. Acknowledgment

The authors gratefully acknowledge the Universidad de Antioquia (UdeA) [Sostenibilidad 2016-2017] and the support of “Convocatoria Programática 2016, código 2015-7747”.

10. References

5. Institute of Electrical and Electronics Engineers (IEEE), IEEE Recommended Practice and Requirements for Harmonic Control in Electric Power Systems, IEEE Standard 519, 2014.