Servicios Personalizados
Revista
Articulo
Indicadores
- Citado por SciELO
- Accesos
Links relacionados
- Citado por Google
- Similares en SciELO
- Similares en Google
Compartir
Revista Facultad de Ingeniería Universidad de Antioquia
versión impresa ISSN 0120-6230
Resumen
LOPEZ PARRADO, Alexander; VELASCO MEDINA, Jaime y RAMIREZ GUTIERREZ, Julián Adolfo. Efficient hardware implementation of a full COFDM processor with robust channel equalization and reduced power consumption. Rev.fac.ing.univ. Antioquia [online]. 2013, n.68, pp.48-60. ISSN 0120-6230.
This work presents the design of a 12 Mb/s Coded Orthogonal Frequency Division Multiplexing (COFDM) baseband processor for the standard IEEE 802.11a. The COFDM baseband processor was designed by using our designed circuits for carrier phase correction, symbol timing synchronization, robust channel equalization and Viterbi decoding. These circuits are flexible, parameterized and described by using generic structural VHDL. The COFDM processor has two clock domains for reducing power consumption, it was synthesized on a Stratix II FPGA, and it was experimentally tested by using 2.4 GHz Radio Frequency (RF) circuitry.
Palabras clave : OFDM; field programmable gate arrays (FPGAs); radio frequency; receivers; channel coding; channel estimation.