Resumen

NIETO-RAMIREZ, Nathaly  y  NIETO-LONDONO, Rubén Darío. Threefish-256 algorithm implementation on reconfigurable hardware. Iteckne [online]. 2014, vol.11, n.2, pp.149-156. ISSN 1692-1798.

This article presents both the description and results of the Threefish cryptographic algorithm hardware implementation for encryption process. The implementation of the algorithm was performed by using the iterative round architecture on the FPGA (Field Programmable Gate Array) Virtex-5 present in the development system XUPV5-LX110T. Place and route results show that the design Threefish-256 iterative round has a throughput of 551Mbps.

Palabras clave : Cryptographic; FPGA; synchronous design; Threefish; VHDL.

        · resumen en Español     · texto en Español     · Español ( pdf )