Resumen

HERNANDEZ, Diego F. et al. DESIGN OF A RAIL-TO-RAIL AMPLIFIER WITH 0.18 µm TECHNOLOGY. Rev.EIA.Esc.Ing.Antioq [online]. 2012, n.17, pp.167-181. ISSN 1794-1237.

This paper shows the full analysis, design and simulation of a 3.3 V CMOS input/output rail to rail or R-R operational amplifier using the design kit for the Synopsys tools. The technology used was CMOS TSMC 0.18µm whose cost is low for academic purposes. This paper details the complementary input stage R-R, the summing circuit and the R-R output stage class AB. At last the final layout and the results of simulation are shown.

Palabras clave : VLSI; rail to rail operational amplifier; CMOS.

        · resumen en Español | Portugués     · texto en Español     · Español ( pdf )