SciELO - Scientific Electronic Library Online

vol.81 número185Potential for geologically active faults Department of Antioquia, ColombiaEffect of heating systems in litter quality in broiler facilities in winter conditions índice de autoresíndice de assuntospesquisa de artigos
Home Pagelista alfabética de periódicos  

Serviços Personalizados



Links relacionados

  • Em processo de indexaçãoCitado por Google
  • Não possue artigos similaresSimilares em SciELO
  • Em processo de indexaçãoSimilares em Google



versão impressa ISSN 0012-7353


BOLANOS-MARTINEZ, Freddy; EDISON AEDO, José  e  RIVERA-VELEZ, Fredy. Static and dynamic task mapping onto network on chip multiprocessors. Dyna rev.fac.nac.minas [online]. 2014, vol.81, n.185, pp.28-35. ISSN 0012-7353.

Due to its scalability and flexibility, Network-on-Chip (NoC) is a growing and promising communication paradigm for Multiprocessor System-on-Chip (MPSoC) design. As the manufacturing process scales down to the deep submicron domain and the complexity of the system increases, fault-tolerant design strategies are gaining increased relevance. This paper exhibits the use of a Population-Based Incremental Learning (PBIL) algorithm aimed at finding the best mapping solutions at design time, as well as to finding the optimal remapping solution, in presence of single-node failures on the NoC. The optimization objectives in both cases are the application completion time and the network's peak bandwidth. A deterministic XY routing algorithm was used in order to simulate the traffic conditions in the network which has a 2D mesh topology. Obtained results are promising. The proposed algorithm exhibits a better performance, when compared with other reported approaches, as the problem size increases.

Palavras-chave : Task mapping; Multiprocessor System-on-Chip (MPSoC); Networks on Chip (NoC); Population-based Incremental Learning (PBIL).

        · resumo em Espanhol     · texto em Inglês     · Inglês ( pdf )