Abstract

LOPEZ PARRADO, Alexander; VELASCO MEDINA, Jaime  and  RAMIREZ GUTIERREZ, Julián Adolfo. Efficient hardware implementation of a full COFDM processor with robust channel equalization and reduced power consumption. Rev.fac.ing.univ. Antioquia [online]. 2013, n.68, pp.48-60. ISSN 0120-6230.

This work presents the design of a 12 Mb/s Coded Orthogonal Frequency Division Multiplexing (COFDM) baseband processor for the standard IEEE 802.11a. The COFDM baseband processor was designed by using our designed circuits for carrier phase correction, symbol timing synchronization, robust channel equalization and Viterbi decoding. These circuits are flexible, parameterized and described by using generic structural VHDL. The COFDM processor has two clock domains for reducing power consumption, it was synthesized on a Stratix II FPGA, and it was experimentally tested by using 2.4 GHz Radio Frequency (RF) circuitry.

Keywords : OFDM; field programmable gate arrays (FPGAs); radio frequency; receivers; channel coding; channel estimation.

        · abstract in Spanish     · text in English     · English ( pdf )