Resumo

LOPEZ, JORGE HERNÁN; RESTREPO, JOHANS  e  TOBON, JORGE E.. Parametric Decimal Division using Hardware Description Language. Rev.EIA.Esc.Ing.Antioq [online]. 2020, vol.17, n.33, pp.194-199. ISSN 1794-1237.  https://doi.org/10.24050/reia.v17i33.1318.

In this work we describe a fast and high-precision algorithm written in VHDL Hardware Description Language to perform the division between two_nite decimal numbers, i.e. numbers composed of an integer part and a decimal one, under the scheme of a fixed point representation. The algorithm proposed is not an approximation one as it is usually considered. To do so, the size of the bits of the operands can be tunned by means of a couple of parameters N and M, according to which the latency of the calculation will depend. The project is finally sinthesized in a _eld programmable gate array or FPGA of the type SPARTAN 3E from XILINX.

Palavras-chave : VHDL; FPGA; OPERATION; DIVISION.

        · resumo em Português | Espanhol     · texto em Inglês     · Inglês ( pdf )