<?xml version="1.0" encoding="ISO-8859-1"?><article xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
<front>
<journal-meta>
<journal-id>0012-7353</journal-id>
<journal-title><![CDATA[DYNA]]></journal-title>
<abbrev-journal-title><![CDATA[Dyna rev.fac.nac.minas]]></abbrev-journal-title>
<issn>0012-7353</issn>
<publisher>
<publisher-name><![CDATA[Universidad Nacional de Colombia]]></publisher-name>
</publisher>
</journal-meta>
<article-meta>
<article-id>S0012-73532017000200202</article-id>
<article-id pub-id-type="doi">10.15446/dyna.v84n201.53886</article-id>
<title-group>
<article-title xml:lang="en"><![CDATA[Genetic algorithm for task mapping in embedded systems on a hierarchical architecture based on wireless network on chip WiNoC]]></article-title>
<article-title xml:lang="es"><![CDATA[Algoritmo genético para asignación de tareas en sistemas embebidos en una arquitectura jerárquica inalámbrica basada en redes de circuito integrado WiNoC]]></article-title>
</title-group>
<contrib-group>
<contrib contrib-type="author">
<name>
<surname><![CDATA[Sacanamboy-Franco]]></surname>
<given-names><![CDATA[Maribell]]></given-names>
</name>
<xref ref-type="aff" rid="Aff"/>
</contrib>
<contrib contrib-type="author">
<name>
<surname><![CDATA[Bolaños-Martinez]]></surname>
<given-names><![CDATA[Freddy]]></given-names>
</name>
<xref ref-type="aff" rid="Aff"/>
</contrib>
<contrib contrib-type="author">
<name>
<surname><![CDATA[Bernal-Noreña]]></surname>
<given-names><![CDATA[Álvaro]]></given-names>
</name>
<xref ref-type="aff" rid="Aff"/>
</contrib>
<contrib contrib-type="author">
<name>
<surname><![CDATA[Nieto-Londoño]]></surname>
<given-names><![CDATA[Rubén]]></given-names>
</name>
<xref ref-type="aff" rid="Aff"/>
</contrib>
</contrib-group>
<aff id="Af1">
<institution><![CDATA[,Pontificia Universidad Javeriana Electronics and Computer Sciences Department ]]></institution>
<addr-line><![CDATA[Cali Valle del Cauca]]></addr-line>
<country>Colombia</country>
</aff>
<aff id="Af2">
<institution><![CDATA[,Universidad Nacional de Colombia Electrical Energy and Automation Department ]]></institution>
<addr-line><![CDATA[Medellín ]]></addr-line>
<country>Colombia</country>
</aff>
<aff id="Af3">
<institution><![CDATA[,Universidad del Valle Electrical and Electronics Engineering School ]]></institution>
<addr-line><![CDATA[Cali ]]></addr-line>
<country>Colombia</country>
</aff>
<pub-date pub-type="pub">
<day>00</day>
<month>06</month>
<year>2017</year>
</pub-date>
<pub-date pub-type="epub">
<day>00</day>
<month>06</month>
<year>2017</year>
</pub-date>
<volume>84</volume>
<numero>201</numero>
<fpage>202</fpage>
<lpage>209</lpage>
<copyright-statement/>
<copyright-year/>
<self-uri xlink:href="http://www.scielo.org.co/scielo.php?script=sci_arttext&amp;pid=S0012-73532017000200202&amp;lng=en&amp;nrm=iso"></self-uri><self-uri xlink:href="http://www.scielo.org.co/scielo.php?script=sci_abstract&amp;pid=S0012-73532017000200202&amp;lng=en&amp;nrm=iso"></self-uri><self-uri xlink:href="http://www.scielo.org.co/scielo.php?script=sci_pdf&amp;pid=S0012-73532017000200202&amp;lng=en&amp;nrm=iso"></self-uri><abstract abstract-type="short" xml:lang="en"><p><![CDATA[Abstract Network on Chip (NoC) systems were originally developed to provide high performance, using the availability of several processing units, connected to a wired network inside the integrated circuit. Wireless NoC (WiNoC or WNoC) are a natural evolution of NoC systems, which integrate a hierarchical communication inside the chip for the sake of improving scalability. Task mapping in WNoC systems represents a challenging process, which often involves several optimization objectives, such as power, performance, throughput, resources usage, and network metrics. This paper describes a genetic algorithm based approach for finding optimal tasks-mapping solutions in design time, for embedded systems working over a WiNoC. The optimization objectives were: Speedup, Energy Consumption, and Bandwidth. The target network used for simulation may be viewed as a two-level hierarchical WiNoC. The first level corresponds to a set of subnets which are linked by wires and mesh-type. The second level corresponds to a star-topology of wireless links, which connect the first level subnets. Proposed algorithm exhibits a good performance in relation to the optimization objectives, concerning the target heterogeneous WiNoC.]]></p></abstract>
<abstract abstract-type="short" xml:lang="es"><p><![CDATA[Resumen Los sistemas de red en chip (NoC) fueron desarrollados originalmente para proporcionar un alto rendimiento, mediante la disponibilidad de varias unidades de procesamiento, conectadas a través de una red cableada dentro del circuito integrado. Wireless NoC (WiNoC o WNoC) son una evolución natural de los sistemas NoC, que integran una comunicación jerárquica dentro del chip para mejorar la escalabilidad. El mapeo de tareas en los sistemas WNoC representa un proceso desafiante, que a menudo implica varios objetivos de optimización, como potencia, rendimiento, productividad, uso de recursos y métricas de red. Este artículo describe un algoritmo genético basado en un enfoque para encontrar soluciones óptimas de asignación de tareas en tiempo de diseño, para sistemas embebidos que trabajan sobre un WiNoC. Los objetivos de optimización fueron: Aceleración, Consumo de Energía y Ancho de Banda. La red de destino utilizada para la simulación puede ser vista como un WiNoC jerárquica de dos niveles. El primer nivel corresponde a un conjunto de subredes que están conectadas por cables y son de tipo malla. El segundo nivel corresponde a una topología en estrella de enlaces inalámbricos, que conectan las subredes de primer nivel. El algoritmo propuesto muestra un buen desempeño en relación con los objetivos de optimización y la WiNoC heterogéneo simulada.]]></p></abstract>
<kwd-group>
<kwd lng="en"><![CDATA[WiNoC]]></kwd>
<kwd lng="en"><![CDATA[NoC]]></kwd>
<kwd lng="en"><![CDATA[Wireless]]></kwd>
<kwd lng="en"><![CDATA[Hierarchical]]></kwd>
<kwd lng="en"><![CDATA[Genetic]]></kwd>
<kwd lng="en"><![CDATA[Mapping]]></kwd>
<kwd lng="es"><![CDATA[WiNoC]]></kwd>
<kwd lng="es"><![CDATA[NoC]]></kwd>
<kwd lng="es"><![CDATA[Inalámbricas]]></kwd>
<kwd lng="es"><![CDATA[Jerárquicas]]></kwd>
<kwd lng="es"><![CDATA[Genético]]></kwd>
<kwd lng="es"><![CDATA[Mapeo]]></kwd>
</kwd-group>
</article-meta>
</front><back>
<ref-list>
<ref id="B1">
<nlm-citation citation-type="book">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Asanovic]]></surname>
<given-names><![CDATA[K.]]></given-names>
</name>
<name>
<surname><![CDATA[Bodik]]></surname>
<given-names><![CDATA[R.]]></given-names>
</name>
<name>
<surname><![CDATA[Catanzaro]]></surname>
<given-names><![CDATA[B.C.]]></given-names>
</name>
<name>
<surname><![CDATA[Gebis]]></surname>
<given-names><![CDATA[J.J.]]></given-names>
</name>
<name>
<surname><![CDATA[Husbands]]></surname>
<given-names><![CDATA[P.]]></given-names>
</name>
<name>
<surname><![CDATA[Keutzer]]></surname>
<given-names><![CDATA[K.]]></given-names>
</name>
<name>
<surname><![CDATA[Patterson]]></surname>
<given-names><![CDATA[D.A.]]></given-names>
</name>
<name>
<surname><![CDATA[Plishker]]></surname>
<given-names><![CDATA[W.L.]]></given-names>
</name>
<name>
<surname><![CDATA[Shalf]]></surname>
<given-names><![CDATA[J.]]></given-names>
</name>
<name>
<surname><![CDATA[Williams]]></surname>
<given-names><![CDATA[S.W.]]></given-names>
</name>
<name>
<surname><![CDATA[Yelick]]></surname>
<given-names><![CDATA[K.A]]></given-names>
</name>
</person-group>
<source><![CDATA[The landscape of parallel computing research: A view from Berkeley]]></source>
<year>2006</year>
<page-range>54</page-range><publisher-loc><![CDATA[Berkeley, USA ]]></publisher-loc>
<publisher-name><![CDATA[University of California]]></publisher-name>
</nlm-citation>
</ref>
<ref id="B2">
<nlm-citation citation-type="journal">
<article-title xml:lang=""><![CDATA[Quo Vadis, SLD? Reasoning about the trends and challenges of system level design]]></article-title>
<person-group person-group-type="author">
<name>
<surname><![CDATA[Sangiovanni-Vicentelli]]></surname>
<given-names><![CDATA[A]]></given-names>
</name>
</person-group>
<source><![CDATA[Proceedings of the IEEE]]></source>
<year>2007</year>
<volume>95</volume>
<numero>3</numero>
<issue>3</issue>
<page-range>467-506</page-range></nlm-citation>
</ref>
<ref id="B3">
<nlm-citation citation-type="journal">
<article-title xml:lang=""><![CDATA[Advances in multicore systems architectures]]></article-title>
<person-group person-group-type="author">
<name>
<surname><![CDATA[Sarbazi-Azad]]></surname>
<given-names><![CDATA[H.]]></given-names>
</name>
<name>
<surname><![CDATA[Bagherzadeh]]></surname>
<given-names><![CDATA[N.]]></given-names>
</name>
<name>
<surname><![CDATA[Jaberipour]]></surname>
<given-names><![CDATA[G]]></given-names>
</name>
</person-group>
<source><![CDATA[The Journal of Supercomputing]]></source>
<year>2015</year>
<volume>71</volume>
<numero>8</numero>
<issue>8</issue>
<page-range>2783-6</page-range></nlm-citation>
</ref>
<ref id="B4">
<nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Thiele]]></surname>
<given-names><![CDATA[L.]]></given-names>
</name>
<name>
<surname><![CDATA[Bacivarov]]></surname>
<given-names><![CDATA[I.]]></given-names>
</name>
<name>
<surname><![CDATA[Haid]]></surname>
<given-names><![CDATA[W.]]></given-names>
</name>
<name>
<surname><![CDATA[Huang]]></surname>
<given-names><![CDATA[K]]></given-names>
</name>
</person-group>
<source><![CDATA[Mapping applications to tiled multiprocessor embedded systems]]></source>
<year>2007</year>
<conf-name><![CDATA[ Seventh International Conference on Application of Concurrency to System Design]]></conf-name>
<conf-date>2007</conf-date>
<conf-loc>Bratislava, Slovakia </conf-loc>
<page-range>29-40</page-range></nlm-citation>
</ref>
<ref id="B5">
<nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Guerre]]></surname>
<given-names><![CDATA[A.]]></given-names>
</name>
<name>
<surname><![CDATA[Ventroux]]></surname>
<given-names><![CDATA[N.]]></given-names>
</name>
<name>
<surname><![CDATA[David]]></surname>
<given-names><![CDATA[R.]]></given-names>
</name>
<name>
<surname><![CDATA[Merigot]]></surname>
<given-names><![CDATA[A]]></given-names>
</name>
</person-group>
<source><![CDATA[Hierarchical network-on-chip for embedded many-core architectures]]></source>
<year>2010</year>
<conf-name><![CDATA[ Fourth International Symposium on Networks-on-Chip (NOCS), (Grenoble, France), ACM/IEEE]]></conf-name>
<conf-date>2010</conf-date>
<conf-loc> </conf-loc>
<page-range>189-96</page-range></nlm-citation>
</ref>
<ref id="B6">
<nlm-citation citation-type="book">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Chen]]></surname>
<given-names><![CDATA[S-J.]]></given-names>
</name>
<name>
<surname><![CDATA[Lan]]></surname>
<given-names><![CDATA[Y-Ch.]]></given-names>
</name>
<name>
<surname><![CDATA[Tsai]]></surname>
<given-names><![CDATA[W-Ch.]]></given-names>
</name>
<name>
<surname><![CDATA[Hu]]></surname>
<given-names><![CDATA[Y-H]]></given-names>
</name>
</person-group>
<source><![CDATA[Reconfigurable networks-on-chip]]></source>
<year>2012</year>
<page-range>3-31</page-range><publisher-loc><![CDATA[New York, USA ]]></publisher-loc>
<publisher-name><![CDATA[Springer]]></publisher-name>
</nlm-citation>
</ref>
<ref id="B7">
<nlm-citation citation-type="book">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Hennessy]]></surname>
<given-names><![CDATA[J.L.]]></given-names>
</name>
<name>
<surname><![CDATA[Patterson]]></surname>
<given-names><![CDATA[D.A]]></given-names>
</name>
</person-group>
<source><![CDATA[Computer organization and design: The Hardware, Software]]></source>
<year>2014</year>
<edition>5nd ed</edition>
<page-range>1-39</page-range><publisher-loc><![CDATA[Waltham, MA, USA ]]></publisher-loc>
<publisher-name><![CDATA[Morgan Kaufmann/Elsevier]]></publisher-name>
</nlm-citation>
</ref>
<ref id="B8">
<nlm-citation citation-type="journal">
<article-title xml:lang=""><![CDATA[Reevaluating Amdahl&#8217;s Law]]></article-title>
<person-group person-group-type="author">
<name>
<surname><![CDATA[Gustafson]]></surname>
<given-names><![CDATA[J.L]]></given-names>
</name>
</person-group>
<source><![CDATA[Communications of the ACM]]></source>
<year>1988</year>
<volume>31</volume>
<numero>5</numero>
<issue>5</issue>
<page-range>532-3</page-range></nlm-citation>
</ref>
<ref id="B9">
<nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Deb]]></surname>
<given-names><![CDATA[S.]]></given-names>
</name>
<name>
<surname><![CDATA[Mondal]]></surname>
<given-names><![CDATA[H]]></given-names>
</name>
</person-group>
<source><![CDATA[Wireless network-on-chip: A new era in multi-core chip design]]></source>
<year>2014</year>
<conf-name><![CDATA[ 25thInternational Symposium on Rapid System Prototyping (RSP)]]></conf-name>
<conf-date>2014</conf-date>
<conf-loc>New Delhi, India </conf-loc>
<page-range>59-64</page-range></nlm-citation>
</ref>
<ref id="B10">
<nlm-citation citation-type="book">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Li]]></surname>
<given-names><![CDATA[X]]></given-names>
</name>
</person-group>
<source><![CDATA[Survey of wireless network-on-chip systems]]></source>
<year>2012</year>
<page-range>60</page-range><publisher-loc><![CDATA[Alabama, USA ]]></publisher-loc>
<publisher-name><![CDATA[University Auburn]]></publisher-name>
</nlm-citation>
</ref>
<ref id="B11">
<nlm-citation citation-type="">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Dai]]></surname>
<given-names><![CDATA[P.]]></given-names>
</name>
<name>
<surname><![CDATA[Chen]]></surname>
<given-names><![CDATA[J.]]></given-names>
</name>
<name>
<surname><![CDATA[Zhao]]></surname>
<given-names><![CDATA[Y.]]></given-names>
</name>
<name>
<surname><![CDATA[Lai]]></surname>
<given-names><![CDATA[Y-H]]></given-names>
</name>
</person-group>
<source><![CDATA[A study of a wire-wireless hybrid NoC architecture with an energy-proportional multicast scheme for energy efficiency]]></source>
<year>2015</year>
</nlm-citation>
</ref>
<ref id="B12">
<nlm-citation citation-type="journal">
<article-title xml:lang=""><![CDATA[NISHA: A fault-tolerant NoC router enabling deadlock-free interconnection of subnets in hierarchical architectures]]></article-title>
<person-group person-group-type="author">
<name>
<surname><![CDATA[Neishaburi]]></surname>
<given-names><![CDATA[M.]]></given-names>
</name>
<name>
<surname><![CDATA[Zilic]]></surname>
<given-names><![CDATA[Z]]></given-names>
</name>
</person-group>
<source><![CDATA[Journal of Systems Architecture]]></source>
<year>2013</year>
<volume>59</volume>
<numero>7</numero>
<issue>7</issue>
<page-range>551-69</page-range></nlm-citation>
</ref>
<ref id="B13">
<nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Das]]></surname>
<given-names><![CDATA[R.]]></given-names>
</name>
<name>
<surname><![CDATA[Eachempati]]></surname>
<given-names><![CDATA[S.]]></given-names>
</name>
<name>
<surname><![CDATA[Mishra]]></surname>
<given-names><![CDATA[A.K.]]></given-names>
</name>
<name>
<surname><![CDATA[Narayanan]]></surname>
<given-names><![CDATA[V.]]></given-names>
</name>
<name>
<surname><![CDATA[Das]]></surname>
<given-names><![CDATA[C.R]]></given-names>
</name>
</person-group>
<source><![CDATA[Design and evaluation of a hierarchical on-chip interconnect for next-generation CMPs]]></source>
<year>2009</year>
<conf-name><![CDATA[ 15thInternational Symposium on High Performance Computer Architecture (HPCA)]]></conf-name>
<conf-date>2009</conf-date>
<conf-loc>Raleigh, NC, USA </conf-loc>
<page-range>175-86</page-range></nlm-citation>
</ref>
<ref id="B14">
<nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Manevich]]></surname>
<given-names><![CDATA[R.]]></given-names>
</name>
<name>
<surname><![CDATA[Cidon]]></surname>
<given-names><![CDATA[I.]]></given-names>
</name>
<name>
<surname><![CDATA[Kolodny]]></surname>
<given-names><![CDATA[A]]></given-names>
</name>
</person-group>
<source><![CDATA[Dynamic traffic distribution among hierarchy levels in hierarchical networks-on-chip (NoCs)]]></source>
<year>2013</year>
<conf-name><![CDATA[ Seventh International Symposium on Networks on Chip (NoCS)]]></conf-name>
<conf-date>2013</conf-date>
<conf-loc>Tempe, AZ, USA </conf-loc>
<page-range>1-8</page-range></nlm-citation>
</ref>
<ref id="B15">
<nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Carrillo]]></surname>
<given-names><![CDATA[S.]]></given-names>
</name>
<name>
<surname><![CDATA[Harkin]]></surname>
<given-names><![CDATA[J.]]></given-names>
</name>
<name>
<surname><![CDATA[McDaid]]></surname>
<given-names><![CDATA[L.J.]]></given-names>
</name>
<name>
<surname><![CDATA[Pande]]></surname>
<given-names><![CDATA[S.]]></given-names>
</name>
<name>
<surname><![CDATA[Cawley]]></surname>
<given-names><![CDATA[S.]]></given-names>
</name>
<name>
<surname><![CDATA[McGinley]]></surname>
<given-names><![CDATA[B.]]></given-names>
</name>
<name>
<surname><![CDATA[Morgan]]></surname>
<given-names><![CDATA[F]]></given-names>
</name>
</person-group>
<source><![CDATA[Hierarchical network-on-chip and traffic compression for spiking neural network implementations]]></source>
<year>2012</year>
<conf-name><![CDATA[ Sixth International Symposium on Networks on Chip (NoCS)]]></conf-name>
<conf-date>2012</conf-date>
<conf-loc>Copenhagen, Denmark </conf-loc>
<page-range>83-90</page-range></nlm-citation>
</ref>
<ref id="B16">
<nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Hu]]></surname>
<given-names><![CDATA[W.H.]]></given-names>
</name>
<name>
<surname><![CDATA[Wang]]></surname>
<given-names><![CDATA[C.]]></given-names>
</name>
<name>
<surname><![CDATA[Bagherzadeh]]></surname>
<given-names><![CDATA[N]]></given-names>
</name>
</person-group>
<source><![CDATA[Design and analysis of a mesh-based wireless network-on-chip]]></source>
<year>2012</year>
<conf-name><![CDATA[ Proceedings of the 20th Euromicro International Conference on Parallel, Distributed and Network-Based Processing, PDP]]></conf-name>
<conf-date>2012</conf-date>
<conf-loc>Garching, Germany </conf-loc>
<page-range>483-90</page-range></nlm-citation>
</ref>
<ref id="B17">
<nlm-citation citation-type="journal">
<article-title xml:lang=""><![CDATA[High-performance and fault-tolerant 3D NoC-Bus hybrid architecture using ARB-NET based adaptive monitoring platform]]></article-title>
<person-group person-group-type="author">
<name>
<surname><![CDATA[Rahmani]]></surname>
<given-names><![CDATA[A.M.]]></given-names>
</name>
<name>
<surname><![CDATA[Vaddina]]></surname>
<given-names><![CDATA[K.]]></given-names>
</name>
<name>
<surname><![CDATA[Latif]]></surname>
<given-names><![CDATA[K.]]></given-names>
</name>
<name>
<surname><![CDATA[Liljeberg]]></surname>
<given-names><![CDATA[P.]]></given-names>
</name>
<name>
<surname><![CDATA[Plosila]]></surname>
<given-names><![CDATA[J.]]></given-names>
</name>
<name>
<surname><![CDATA[Tenhunen]]></surname>
<given-names><![CDATA[H]]></given-names>
</name>
</person-group>
<source><![CDATA[IEEE Transactions on Computers]]></source>
<year>2014</year>
<volume>63</volume>
<numero>3</numero>
<issue>3</issue>
<page-range>734-47</page-range></nlm-citation>
</ref>
<ref id="B18">
<nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Agyeman]]></surname>
<given-names><![CDATA[M.O]]></given-names>
</name>
<name>
<surname><![CDATA[Ahmadinia]]></surname>
<given-names><![CDATA[A]]></given-names>
</name>
</person-group>
<source><![CDATA[A systematic generation of optimized heterogeneous 3D Networks-on-Chip architecture]]></source>
<year>2013</year>
<conf-name><![CDATA[ NASA/ESA Conference on Adaptive Hardware and Systems (AHS)]]></conf-name>
<conf-date>2013</conf-date>
<conf-loc>Torino, Italy </conf-loc>
<page-range>79-83</page-range></nlm-citation>
</ref>
<ref id="B19">
<nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Hammami]]></surname>
<given-names><![CDATA[O.]]></given-names>
</name>
<name>
<surname><![CDATA[M'zah]]></surname>
<given-names><![CDATA[A.]]></given-names>
</name>
<name>
<surname><![CDATA[Jabbar]]></surname>
<given-names><![CDATA[M.H.]]></given-names>
</name>
<name>
<surname><![CDATA[Houzet]]></surname>
<given-names><![CDATA[D]]></given-names>
</name>
</person-group>
<source><![CDATA[3D IC Implementation for MPSOC architectures: Mesh and butterfly based NoC]]></source>
<year>2012</year>
<conf-name><![CDATA[ 4th Asia Symposium on Quality Electronic Design (ASQED)]]></conf-name>
<conf-date>2012</conf-date>
<conf-loc>Penang, Malaysia </conf-loc>
<page-range>155-9</page-range></nlm-citation>
</ref>
<ref id="B20">
<nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Petracca]]></surname>
<given-names><![CDATA[M.]]></given-names>
</name>
<name>
<surname><![CDATA[Lee]]></surname>
<given-names><![CDATA[B.G.]]></given-names>
</name>
<name>
<surname><![CDATA[Bergman]]></surname>
<given-names><![CDATA[K.]]></given-names>
</name>
<name>
<surname><![CDATA[Carloni]]></surname>
<given-names><![CDATA[L.P]]></given-names>
</name>
</person-group>
<source><![CDATA[Design exploration of optical interconnection networks for chip multiprocessors]]></source>
<year>2008</year>
<conf-name><![CDATA[ Symposium on High-Performance Interconnects]]></conf-name>
<conf-date>2008</conf-date>
<conf-loc>CA, USA </conf-loc>
<page-range>31-40</page-range></nlm-citation>
</ref>
<ref id="B21">
<nlm-citation citation-type="journal">
<article-title xml:lang=""><![CDATA[Photonic networks-on-chip for future generations of chip multiprocessors]]></article-title>
<person-group person-group-type="author">
<name>
<surname><![CDATA[Shacham]]></surname>
<given-names><![CDATA[A.]]></given-names>
</name>
<name>
<surname><![CDATA[Bergman]]></surname>
<given-names><![CDATA[K.]]></given-names>
</name>
<name>
<surname><![CDATA[Carloni]]></surname>
<given-names><![CDATA[L.P]]></given-names>
</name>
</person-group>
<source><![CDATA[IEEE Transactions on Computers]]></source>
<year>2008</year>
<volume>57</volume>
<numero>9</numero>
<issue>9</issue>
<page-range>1246-60</page-range></nlm-citation>
</ref>
<ref id="B22">
<nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[urian]]></surname>
<given-names><![CDATA[G.]]></given-names>
</name>
<name>
<surname><![CDATA[Miller]]></surname>
<given-names><![CDATA[J.E.]]></given-names>
</name>
<name>
<surname><![CDATA[Psota]]></surname>
<given-names><![CDATA[J.]]></given-names>
</name>
<name>
<surname><![CDATA[Eastep]]></surname>
<given-names><![CDATA[J.]]></given-names>
</name>
<name>
<surname><![CDATA[Liu]]></surname>
<given-names><![CDATA[J.]]></given-names>
</name>
<name>
<surname><![CDATA[Michel]]></surname>
<given-names><![CDATA[J.]]></given-names>
</name>
<name>
<surname><![CDATA[Kimerling]]></surname>
<given-names><![CDATA[L.C.]]></given-names>
</name>
<name>
<surname><![CDATA[Agarwal]]></surname>
<given-names><![CDATA[A]]></given-names>
</name>
</person-group>
<source><![CDATA[Atac: A 1000-core cache-coherent processor with on-chip optical network]]></source>
<year>2010</year>
<conf-name><![CDATA[ Proceedings of the 19th International Conference on Parallel Architectures and Compilation Techniques (PACT&#8217;10)]]></conf-name>
<conf-date>2010</conf-date>
<conf-loc>New York, NY, USA </conf-loc>
<page-range>477-88</page-range></nlm-citation>
</ref>
<ref id="B23">
<nlm-citation citation-type="journal">
<article-title xml:lang=""><![CDATA[Complex network-enabled robust wireless network-on-chip architectures]]></article-title>
<person-group person-group-type="author">
<name>
<surname><![CDATA[Wettin]]></surname>
<given-names><![CDATA[P.]]></given-names>
</name>
<name>
<surname><![CDATA[Vidapalapat]]></surname>
<given-names><![CDATA[A.]]></given-names>
</name>
<name>
<surname><![CDATA[Ganguly]]></surname>
<given-names><![CDATA[A.]]></given-names>
</name>
<name>
<surname><![CDATA[Pande]]></surname>
<given-names><![CDATA[P.P]]></given-names>
</name>
</person-group>
<source><![CDATA[ACM Journal on Emerging Technologies in Computing Systems]]></source>
<year>2013</year>
<volume>9</volume>
<numero>3</numero>
<issue>3</issue>
<page-range>1-19</page-range></nlm-citation>
</ref>
<ref id="B24">
<nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Carloni]]></surname>
<given-names><![CDATA[L.P.]]></given-names>
</name>
<name>
<surname><![CDATA[Pande]]></surname>
<given-names><![CDATA[P.]]></given-names>
</name>
<name>
<surname><![CDATA[Xie]]></surname>
<given-names><![CDATA[Y]]></given-names>
</name>
</person-group>
<source><![CDATA[Networks-on-chip in emerging interconnect paradigms: Advantages and challenges]]></source>
<year>2009</year>
<conf-name><![CDATA[ Proceedings 3rd International Symposium on Networks-on-Chip, NoCS 2009]]></conf-name>
<conf-date>2009</conf-date>
<conf-loc>San Diego, CA, USA </conf-loc>
<page-range>93-102</page-range></nlm-citation>
</ref>
<ref id="B25">
<nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Kumar]]></surname>
<given-names><![CDATA[A.]]></given-names>
</name>
<name>
<surname><![CDATA[Kapoor]]></surname>
<given-names><![CDATA[H.K]]></given-names>
</name>
</person-group>
<source><![CDATA[Modelling and analysis of wireless communication over networks-on-chip]]></source>
<year>2014</year>
<conf-name><![CDATA[ 18thInternational Symposium on VLSI Design and Test]]></conf-name>
<conf-date>2014</conf-date>
<conf-loc>Coimbatore, India </conf-loc>
<page-range>1-6</page-range></nlm-citation>
</ref>
<ref id="B26">
<nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Chang]]></surname>
<given-names><![CDATA[M.F.]]></given-names>
</name>
<name>
<surname><![CDATA[Cong]]></surname>
<given-names><![CDATA[J.]]></given-names>
</name>
<name>
<surname><![CDATA[Kaplan]]></surname>
<given-names><![CDATA[A.]]></given-names>
</name>
<name>
<surname><![CDATA[Naik]]></surname>
<given-names><![CDATA[M.]]></given-names>
</name>
<name>
<surname><![CDATA[Reinman]]></surname>
<given-names><![CDATA[G.]]></given-names>
</name>
<name>
<surname><![CDATA[Socher]]></surname>
<given-names><![CDATA[E.]]></given-names>
</name>
<name>
<surname><![CDATA[Tam]]></surname>
<given-names><![CDATA[S.W]]></given-names>
</name>
</person-group>
<source><![CDATA[CMP network-on-chip overlaid with multi-band RF-interconnect]]></source>
<year>2008</year>
<conf-name><![CDATA[ Proceeding of the 14th International Symposium on High-Performance Computer Architecture (HPCA&#8217;08)]]></conf-name>
<conf-date>2008</conf-date>
<conf-loc>Salt Lake City, UT, USA </conf-loc>
<page-range>191-202</page-range></nlm-citation>
</ref>
<ref id="B27">
<nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[DiTomaso]]></surname>
<given-names><![CDATA[D.]]></given-names>
</name>
<name>
<surname><![CDATA[Laha]]></surname>
<given-names><![CDATA[S.]]></given-names>
</name>
<name>
<surname><![CDATA[Kaya]]></surname>
<given-names><![CDATA[S.]]></given-names>
</name>
<name>
<surname><![CDATA[Matolak]]></surname>
<given-names><![CDATA[D.]]></given-names>
</name>
<name>
<surname><![CDATA[Kodi]]></surname>
<given-names><![CDATA[A]]></given-names>
</name>
</person-group>
<source><![CDATA[Energy efficient modulation for a wireless network-on-chip architecture]]></source>
<year>2012</year>
<conf-name><![CDATA[ 10thInternational New Circuits and Systems Conference]]></conf-name>
<conf-date>2012</conf-date>
<conf-loc>NEWCAS, Montreal, Canada </conf-loc>
<page-range>489-92</page-range></nlm-citation>
</ref>
<ref id="B28">
<nlm-citation citation-type="journal">
<article-title xml:lang=""><![CDATA[Wireless network-on-chip: A survey]]></article-title>
<person-group person-group-type="author">
<name>
<surname><![CDATA[Wang]]></surname>
<given-names><![CDATA[S.]]></given-names>
</name>
<name>
<surname><![CDATA[Jin]]></surname>
<given-names><![CDATA[T]]></given-names>
</name>
</person-group>
<source><![CDATA[The Journal of Engineering]]></source>
<year>2014</year>
</nlm-citation>
</ref>
<ref id="B29">
<nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Rezaei]]></surname>
<given-names><![CDATA[A.]]></given-names>
</name>
<name>
<surname><![CDATA[Safaei]]></surname>
<given-names><![CDATA[F.]]></given-names>
</name>
<name>
<surname><![CDATA[Daneshtalab]]></surname>
<given-names><![CDATA[M.]]></given-names>
</name>
<name>
<surname><![CDATA[Tenhunen]]></surname>
<given-names><![CDATA[H]]></given-names>
</name>
</person-group>
<source><![CDATA[HiWA: A hierarchical wireless network-on-chip architecture]]></source>
<year>2014</year>
<conf-name><![CDATA[ International Conference on High Performance Computing &amp; Simulation (HPCS)]]></conf-name>
<conf-date>2014</conf-date>
<conf-loc>Bologna, Italy </conf-loc>
<page-range>499-505</page-range></nlm-citation>
</ref>
<ref id="B30">
<nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Deb]]></surname>
<given-names><![CDATA[S.]]></given-names>
</name>
<name>
<surname><![CDATA[Ganguly]]></surname>
<given-names><![CDATA[A.]]></given-names>
</name>
<name>
<surname><![CDATA[Chang]]></surname>
<given-names><![CDATA[K.]]></given-names>
</name>
<name>
<surname><![CDATA[Pande]]></surname>
<given-names><![CDATA[P.]]></given-names>
</name>
<name>
<surname><![CDATA[Belzer]]></surname>
<given-names><![CDATA[B.]]></given-names>
</name>
<name>
<surname><![CDATA[Heo]]></surname>
<given-names><![CDATA[D]]></given-names>
</name>
</person-group>
<source><![CDATA[Enhancing performance of network-on-chip architectures with millimeter-wave wireless interconnects]]></source>
<year>2010</year>
<conf-name><![CDATA[ Proceedings of the 21st International Conference on Application-specific Systems Architectures and Processors (ASAP&#8217;10)]]></conf-name>
<conf-date>2010</conf-date>
<conf-loc>Rennes, France </conf-loc>
<page-range>73-80</page-range></nlm-citation>
</ref>
<ref id="B31">
<nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Lee]]></surname>
<given-names><![CDATA[S-B.]]></given-names>
</name>
<name>
<surname><![CDATA[Tam]]></surname>
<given-names><![CDATA[S-W.]]></given-names>
</name>
<name>
<surname><![CDATA[Pefkianakis]]></surname>
<given-names><![CDATA[I.]]></given-names>
</name>
<name>
<surname><![CDATA[Lu]]></surname>
<given-names><![CDATA[S.]]></given-names>
</name>
<name>
<surname><![CDATA[Chang]]></surname>
<given-names><![CDATA[M.F.]]></given-names>
</name>
<name>
<surname><![CDATA[Guo]]></surname>
<given-names><![CDATA[C.]]></given-names>
</name>
<name>
<surname><![CDATA[Reinman]]></surname>
<given-names><![CDATA[G.]]></given-names>
</name>
<name>
<surname><![CDATA[Peng]]></surname>
<given-names><![CDATA[C.]]></given-names>
</name>
<name>
<surname><![CDATA[Naik]]></surname>
<given-names><![CDATA[M.]]></given-names>
</name>
<name>
<surname><![CDATA[Zhang]]></surname>
<given-names><![CDATA[L.]]></given-names>
</name>
<name>
<surname><![CDATA[Cong]]></surname>
<given-names><![CDATA[J]]></given-names>
</name>
</person-group>
<source><![CDATA[A scalable micro wireless interconnect structure for cmps]]></source>
<year>2009</year>
<conf-name><![CDATA[ Proceedings of the 15th Annual International Conference on Mobile Computing and Networking (MobiCom&#8217;09)]]></conf-name>
<conf-date>2009</conf-date>
<conf-loc>Beijing, China </conf-loc>
<page-range>20-5</page-range></nlm-citation>
</ref>
<ref id="B32">
<nlm-citation citation-type="journal">
<article-title xml:lang=""><![CDATA[Scalable hybrid wireless network-on-chip architectures for multicore systems]]></article-title>
<person-group person-group-type="author">
<name>
<surname><![CDATA[Ganguly]]></surname>
<given-names><![CDATA[A.]]></given-names>
</name>
<name>
<surname><![CDATA[Chang]]></surname>
<given-names><![CDATA[K.]]></given-names>
</name>
<name>
<surname><![CDATA[Deb]]></surname>
<given-names><![CDATA[S.]]></given-names>
</name>
<name>
<surname><![CDATA[Pande]]></surname>
<given-names><![CDATA[P.P.]]></given-names>
</name>
<name>
<surname><![CDATA[Belzer]]></surname>
<given-names><![CDATA[B.]]></given-names>
</name>
<name>
<surname><![CDATA[Teusher]]></surname>
<given-names><![CDATA[C]]></given-names>
</name>
</person-group>
<source><![CDATA[IEEE Transactions on Computers]]></source>
<year>2011</year>
<volume>60</volume>
<numero>10</numero>
<issue>10</issue>
<page-range>1485-502</page-range></nlm-citation>
</ref>
<ref id="B33">
<nlm-citation citation-type="journal">
<article-title xml:lang=""><![CDATA[A-WiNoC: Adaptive wireless network-on-chip architecture for chip multiprocessors]]></article-title>
<person-group person-group-type="author">
<name>
<surname><![CDATA[DiTomaso]]></surname>
<given-names><![CDATA[D.]]></given-names>
</name>
<name>
<surname><![CDATA[Kodi]]></surname>
<given-names><![CDATA[A.]]></given-names>
</name>
<name>
<surname><![CDATA[Matolak]]></surname>
<given-names><![CDATA[D.]]></given-names>
</name>
<name>
<surname><![CDATA[Kaya]]></surname>
<given-names><![CDATA[S.]]></given-names>
</name>
<name>
<surname><![CDATA[Laha]]></surname>
<given-names><![CDATA[S.]]></given-names>
</name>
<name>
<surname><![CDATA[Rayess]]></surname>
<given-names><![CDATA[W]]></given-names>
</name>
</person-group>
<source><![CDATA[IEEE Transactions on Parallel and Distributed Systems]]></source>
<year>2014</year>
<volume>99</volume>
<page-range>1-13</page-range></nlm-citation>
</ref>
<ref id="B34">
<nlm-citation citation-type="book">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Garey]]></surname>
<given-names><![CDATA[M.R.]]></given-names>
</name>
<name>
<surname><![CDATA[Johnson]]></surname>
<given-names><![CDATA[D.S]]></given-names>
</name>
</person-group>
<source><![CDATA[Computers and intractability; A guide to the theory of NP-Completeness]]></source>
<year>1990</year>
<page-range>338</page-range><publisher-loc><![CDATA[New York, NY, USA ]]></publisher-loc>
<publisher-name><![CDATA[W. H. Freeman & Co]]></publisher-name>
</nlm-citation>
</ref>
<ref id="B35">
<nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Sacanamboy]]></surname>
<given-names><![CDATA[M.]]></given-names>
</name>
<name>
<surname><![CDATA[Bolaños]]></surname>
<given-names><![CDATA[F.]]></given-names>
</name>
<name>
<surname><![CDATA[Nieto]]></surname>
<given-names><![CDATA[R]]></given-names>
</name>
</person-group>
<source><![CDATA[A primer for mapping techniques on NoC systems]]></source>
<year>2014</year>
<conf-name><![CDATA[ Proceedings of the 2014 International Conference on Embedded Systems and Applications, ESA 2014]]></conf-name>
<conf-date>2014</conf-date>
<conf-loc>Las Vegas, USA </conf-loc>
<page-range>70-5</page-range></nlm-citation>
</ref>
<ref id="B36">
<nlm-citation citation-type="journal">
<article-title xml:lang=""><![CDATA[Cluster-based application mapping method for Network-on-Chip]]></article-title>
<person-group person-group-type="author">
<name>
<surname><![CDATA[Tosun]]></surname>
<given-names><![CDATA[S]]></given-names>
</name>
</person-group>
<source><![CDATA[Advances in Engineering Software]]></source>
<year>2011</year>
<volume>42</volume>
<numero>10</numero>
<issue>10</issue>
<page-range>868-74</page-range></nlm-citation>
</ref>
<ref id="B37">
<nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Hamedani]]></surname>
<given-names><![CDATA[P.K.]]></given-names>
</name>
<name>
<surname><![CDATA[Hessabi]]></surname>
<given-names><![CDATA[S.]]></given-names>
</name>
<name>
<surname><![CDATA[Sarbazi-Azad]]></surname>
<given-names><![CDATA[H.]]></given-names>
</name>
<name>
<surname><![CDATA[Jerger]]></surname>
<given-names><![CDATA[N.E]]></given-names>
</name>
</person-group>
<source><![CDATA[Exploration of temperature constraints for thermal aware mapping of 3D networks on chip]]></source>
<year>2012</year>
<conf-name><![CDATA[ Proceedings of the 20th Euromicro International Conference on Parallel, Distributed and Network-Based Processing, PDP]]></conf-name>
<conf-date>2012</conf-date>
<conf-loc>Garching, Germany </conf-loc>
<page-range>499-506</page-range></nlm-citation>
</ref>
<ref id="B38">
<nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Zhong]]></surname>
<given-names><![CDATA[L.]]></given-names>
</name>
<name>
<surname><![CDATA[Sheng]]></surname>
<given-names><![CDATA[J.]]></given-names>
</name>
<name>
<surname><![CDATA[Jing]]></surname>
<given-names><![CDATA[M.]]></given-names>
</name>
<name>
<surname><![CDATA[Yu]]></surname>
<given-names><![CDATA[Z.]]></given-names>
</name>
<name>
<surname><![CDATA[Zeng]]></surname>
<given-names><![CDATA[X.]]></given-names>
</name>
<name>
<surname><![CDATA[Zhou]]></surname>
<given-names><![CDATA[D]]></given-names>
</name>
</person-group>
<source><![CDATA[An optimized mapping algorithm based on simulated annealing for regular NoC architecture]]></source>
<year>2011</year>
<conf-name><![CDATA[ 9thInternational Conference on ASIC (ASICON)]]></conf-name>
<conf-date>2011</conf-date>
<conf-loc>Xiamen, China </conf-loc>
<page-range>389-92</page-range></nlm-citation>
</ref>
<ref id="B39">
<nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Singh]]></surname>
<given-names><![CDATA[A.K.]]></given-names>
</name>
<name>
<surname><![CDATA[Kumar]]></surname>
<given-names><![CDATA[A.]]></given-names>
</name>
<name>
<surname><![CDATA[Srikanthan]]></surname>
<given-names><![CDATA[T]]></given-names>
</name>
</person-group>
<source><![CDATA[A hybrid strategy for mapping multiple throughput-constrained applications on MPSoCs]]></source>
<year>2011</year>
<conf-name><![CDATA[ Proceedings of the 14th International Conference on Compilers, Architectures and Synthesis for Embedded Systems (CASES)]]></conf-name>
<conf-date>2011</conf-date>
<conf-loc>Taipei, China </conf-loc>
<page-range>175-84</page-range></nlm-citation>
</ref>
<ref id="B40">
<nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Mandelli]]></surname>
<given-names><![CDATA[M.]]></given-names>
</name>
<name>
<surname><![CDATA[Amory]]></surname>
<given-names><![CDATA[A.]]></given-names>
</name>
<name>
<surname><![CDATA[Ost]]></surname>
<given-names><![CDATA[L.]]></given-names>
</name>
<name>
<surname><![CDATA[Moraes]]></surname>
<given-names><![CDATA[F.G]]></given-names>
</name>
</person-group>
<source><![CDATA[Multi-task dynamic mapping onto NoC-based MPSoCs]]></source>
<year>2011</year>
<conf-name><![CDATA[ Proceedings of the 24th Symposium on Integrated Circuits and Systems Design - SBCCI&#8217;11]]></conf-name>
<conf-date>2011</conf-date>
<conf-loc>New York, NY, USA </conf-loc>
<page-range>191-6</page-range></nlm-citation>
</ref>
<ref id="B41">
<nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Sepúlveda]]></surname>
<given-names><![CDATA[J.]]></given-names>
</name>
<name>
<surname><![CDATA[Strum]]></surname>
<given-names><![CDATA[M.]]></given-names>
</name>
<name>
<surname><![CDATA[Chau]]></surname>
<given-names><![CDATA[W.J.]]></given-names>
</name>
<name>
<surname><![CDATA[Gogniat]]></surname>
<given-names><![CDATA[G]]></given-names>
</name>
</person-group>
<source><![CDATA[A multi-objective approach for multi-application NoC mapping]]></source>
<year>2011</year>
<conf-name><![CDATA[ 2ndLatin American Symposium on Circuits and Systems, (LASCAS)]]></conf-name>
<conf-date>2011</conf-date>
<conf-loc>Bogotá, Colombia </conf-loc>
<page-range>9-12</page-range></nlm-citation>
</ref>
<ref id="B42">
<nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Sheng]]></surname>
<given-names><![CDATA[J.]]></given-names>
</name>
<name>
<surname><![CDATA[Zhong]]></surname>
<given-names><![CDATA[L.]]></given-names>
</name>
<name>
<surname><![CDATA[Jing]]></surname>
<given-names><![CDATA[M.]]></given-names>
</name>
<name>
<surname><![CDATA[Yu]]></surname>
<given-names><![CDATA[Z.]]></given-names>
</name>
<name>
<surname><![CDATA[Zeng]]></surname>
<given-names><![CDATA[X]]></given-names>
</name>
</person-group>
<source><![CDATA[A method of quadratic programming for mapping on NoC architecture]]></source>
<year>2011</year>
<conf-name><![CDATA[ Proceedings of International 9th Conference on ASIC (ASICON)]]></conf-name>
<conf-date>2011</conf-date>
<conf-loc>Xiamen, China </conf-loc>
<page-range>200-3</page-range></nlm-citation>
</ref>
<ref id="B43">
<nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Antunes]]></surname>
<given-names><![CDATA[E.]]></given-names>
</name>
<name>
<surname><![CDATA[Soares]]></surname>
<given-names><![CDATA[M.]]></given-names>
</name>
<name>
<surname><![CDATA[Aguiar]]></surname>
<given-names><![CDATA[A.]]></given-names>
</name>
<name>
<surname><![CDATA[Filho]]></surname>
<given-names><![CDATA[S.J.]]></given-names>
</name>
<name>
<surname><![CDATA[Sartori]]></surname>
<given-names><![CDATA[M.]]></given-names>
</name>
<name>
<surname><![CDATA[Hessel]]></surname>
<given-names><![CDATA[F.]]></given-names>
</name>
<name>
<surname><![CDATA[Marcon]]></surname>
<given-names><![CDATA[C.A.M]]></given-names>
</name>
</person-group>
<source><![CDATA[Partitioning and dynamic mapping evaluation for energy consumption minimization on NoC-based MPSoC]]></source>
<year>2012</year>
<conf-name><![CDATA[ Proceedings 13th International Symposium on Quality Electronic Design, ISQED]]></conf-name>
<conf-date>2012</conf-date>
<conf-loc>Santa Clara, CA, USA </conf-loc>
<page-range>451-7</page-range></nlm-citation>
</ref>
<ref id="B44">
<nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Rezaei]]></surname>
<given-names><![CDATA[A.]]></given-names>
</name>
<name>
<surname><![CDATA[Daneshtalab]]></surname>
<given-names><![CDATA[M.]]></given-names>
</name>
<name>
<surname><![CDATA[Zhao]]></surname>
<given-names><![CDATA[D.]]></given-names>
</name>
<name>
<surname><![CDATA[Safaei]]></surname>
<given-names><![CDATA[F.]]></given-names>
</name>
<name>
<surname><![CDATA[Xiaohang]]></surname>
<given-names><![CDATA[W.]]></given-names>
</name>
<name>
<surname><![CDATA[Ebrahimi]]></surname>
<given-names><![CDATA[M]]></given-names>
</name>
</person-group>
<source><![CDATA[Dynamic application mapping algorithm for wireless network-on-chip]]></source>
<year>2015</year>
<conf-name><![CDATA[ 23rdEuromicro International Conference on Parallel, Distributed, and Network-Based Processing]]></conf-name>
<conf-date>2015</conf-date>
<conf-loc>Turku, Finland </conf-loc>
<page-range>421-4</page-range></nlm-citation>
</ref>
<ref id="B45">
<nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Kaida]]></surname>
<given-names><![CDATA[J.]]></given-names>
</name>
<name>
<surname><![CDATA[Taniguchi]]></surname>
<given-names><![CDATA[I.]]></given-names>
</name>
<name>
<surname><![CDATA[Hieda]]></surname>
<given-names><![CDATA[T.]]></given-names>
</name>
<name>
<surname><![CDATA[Tomiyama]]></surname>
<given-names><![CDATA[H]]></given-names>
</name>
</person-group>
<source><![CDATA[A static task mapping algorithm with dynamic task switching for embedded many-core SoCs]]></source>
<year>2013</year>
<conf-name><![CDATA[ 13thInternational Symposium on Communications and Information Technologies: Communication and Information Technology for New Life Style Beyond the Cloud, ISCIT]]></conf-name>
<conf-date>2013</conf-date>
<conf-loc>Surat Thani, Thailand </conf-loc>
<page-range>293-7</page-range></nlm-citation>
</ref>
<ref id="B46">
<nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Carle]]></surname>
<given-names><![CDATA[T.]]></given-names>
</name>
<name>
<surname><![CDATA[Djemal]]></surname>
<given-names><![CDATA[M.]]></given-names>
</name>
<name>
<surname><![CDATA[Potop-Butucaru]]></surname>
<given-names><![CDATA[D.]]></given-names>
</name>
<name>
<surname><![CDATA[De Simone]]></surname>
<given-names><![CDATA[R.]]></given-names>
</name>
<name>
<surname><![CDATA[Zhen]]></surname>
<given-names><![CDATA[Z]]></given-names>
</name>
</person-group>
<source><![CDATA[Static mapping of real-time applications onto massively parallel processor arrays]]></source>
<year>2014</year>
<conf-name><![CDATA[ 14thInternational Conference on Application of Concurrency to System Design (ASCD),]]></conf-name>
<conf-date>2014</conf-date>
<conf-loc>La Marsa, Tunisia </conf-loc>
<page-range>112-21</page-range></nlm-citation>
</ref>
<ref id="B47">
<nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Khajekarimi]]></surname>
<given-names><![CDATA[E.]]></given-names>
</name>
<name>
<surname><![CDATA[Hashemi]]></surname>
<given-names><![CDATA[M.R]]></given-names>
</name>
</person-group>
<source><![CDATA[Energy-aware ILP formulation for application mapping on NoC based MPSoCs]]></source>
<year>2013</year>
<conf-name><![CDATA[ 21stIranian Conference on Electrical Engineering, ICEE]]></conf-name>
<conf-date>2013</conf-date>
<conf-loc>Mashhad, Iran </conf-loc>
<page-range>1-5</page-range></nlm-citation>
</ref>
<ref id="B48">
<nlm-citation citation-type="journal">
<article-title xml:lang=""><![CDATA[UNISM: Unified scheduling and mapping for general networks on chip]]></article-title>
<person-group person-group-type="author">
<name>
<surname><![CDATA[He]]></surname>
<given-names><![CDATA[O.]]></given-names>
</name>
<name>
<surname><![CDATA[Dong]]></surname>
<given-names><![CDATA[S.]]></given-names>
</name>
<name>
<surname><![CDATA[Jang]]></surname>
<given-names><![CDATA[W.]]></given-names>
</name>
<name>
<surname><![CDATA[Bian]]></surname>
<given-names><![CDATA[J.]]></given-names>
</name>
<name>
<surname><![CDATA[Pan]]></surname>
<given-names><![CDATA[D.Z]]></given-names>
</name>
</person-group>
<source><![CDATA[IEEE Transactions on Very Large Scale Integration (VLSI) Systems]]></source>
<year>2012</year>
<volume>20</volume>
<numero>8</numero>
<issue>8</issue>
<page-range>1496-509</page-range></nlm-citation>
</ref>
<ref id="B49">
<nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Derin]]></surname>
<given-names><![CDATA[O.]]></given-names>
</name>
<name>
<surname><![CDATA[Kabakci]]></surname>
<given-names><![CDATA[D.]]></given-names>
</name>
<name>
<surname><![CDATA[Fiorin]]></surname>
<given-names><![CDATA[L]]></given-names>
</name>
</person-group>
<source><![CDATA[Online task remapping strategies for fault-tolerant Network-on-Chip multiprocessors]]></source>
<year>2011</year>
<conf-name><![CDATA[ Proceedings of the Fifth International Symposium]]></conf-name>
<conf-date>2011</conf-date>
<conf-loc>Pittsburgh, USA </conf-loc>
<page-range>129-36</page-range></nlm-citation>
</ref>
<ref id="B50">
<nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Tei]]></surname>
<given-names><![CDATA[Y.Z.]]></given-names>
</name>
<name>
<surname><![CDATA[Marsono]]></surname>
<given-names><![CDATA[M.N.]]></given-names>
</name>
<name>
<surname><![CDATA[Shaikh-Husin]]></surname>
<given-names><![CDATA[N.]]></given-names>
</name>
<name>
<surname><![CDATA[Hau]]></surname>
<given-names><![CDATA[NY.]]></given-names>
</name>
</person-group>
<source><![CDATA[Network partitioning and GA heuristic crossover for NoC application mapping]]></source>
<year>2013</year>
<conf-name><![CDATA[ Proceedings International Symposium on Circuits and Systems (ISCAS)]]></conf-name>
<conf-date>2013</conf-date>
<conf-loc>Beijing, China </conf-loc>
<page-range>1228-31</page-range></nlm-citation>
</ref>
<ref id="B51">
<nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Racu]]></surname>
<given-names><![CDATA[A.]]></given-names>
</name>
<name>
<surname><![CDATA[Indrusiak]]></surname>
<given-names><![CDATA[L.S]]></given-names>
</name>
</person-group>
<source><![CDATA[Using genetic algorithms to map hard real-time on NoC-based systems]]></source>
<year>2012</year>
<conf-name><![CDATA[ Proceedings of the 7th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC)]]></conf-name>
<conf-date>2012</conf-date>
<conf-loc>York, England </conf-loc>
<page-range>1-8</page-range></nlm-citation>
</ref>
<ref id="B52">
<nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Kang]]></surname>
<given-names><![CDATA[S-H.]]></given-names>
</name>
<name>
<surname><![CDATA[Yang]]></surname>
<given-names><![CDATA[H.]]></given-names>
</name>
<name>
<surname><![CDATA[Kim]]></surname>
<given-names><![CDATA[S.]]></given-names>
</name>
<name>
<surname><![CDATA[Bacivarov]]></surname>
<given-names><![CDATA[I.]]></given-names>
</name>
<name>
<surname><![CDATA[Ha]]></surname>
<given-names><![CDATA[S.]]></given-names>
</name>
<name>
<surname><![CDATA[Thiele]]></surname>
<given-names><![CDATA[L]]></given-names>
</name>
</person-group>
<source><![CDATA[Static mapping of mixed-critical applications for fault-tolerant MPSoCs]]></source>
<year>2014</year>
<conf-name><![CDATA[ Proceedings of the 51st Annual Design Automation Conference DAC '14]]></conf-name>
<conf-date>2014</conf-date>
<conf-loc>New York, NY, USA </conf-loc>
<page-range>1-6</page-range></nlm-citation>
</ref>
<ref id="B53">
<nlm-citation citation-type="book">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Bolaños]]></surname>
<given-names><![CDATA[F]]></given-names>
</name>
</person-group>
<source><![CDATA[Mapping techniques for embedded systems design with reliability considerations]]></source>
<year>2012</year>
<page-range>156</page-range><publisher-loc><![CDATA[Medellín, Colombia ]]></publisher-loc>
<publisher-name><![CDATA[Universidad de Antioquia]]></publisher-name>
</nlm-citation>
</ref>
<ref id="B54">
<nlm-citation citation-type="journal">
<article-title xml:lang=""><![CDATA[Dynamic task mapping for network-on-chip based systems]]></article-title>
<person-group person-group-type="author">
<name>
<surname><![CDATA[Maqsood]]></surname>
<given-names><![CDATA[T.]]></given-names>
</name>
<name>
<surname><![CDATA[Ali]]></surname>
<given-names><![CDATA[S.]]></given-names>
</name>
<name>
<surname><![CDATA[Malik]]></surname>
<given-names><![CDATA[S.]]></given-names>
</name>
<name>
<surname><![CDATA[Madani]]></surname>
<given-names><![CDATA[S.A]]></given-names>
</name>
</person-group>
<source><![CDATA[Journal of Systems Architecture: the EUROMICRO Journal]]></source>
<year>2015</year>
<volume>61</volume>
<numero>7</numero>
<issue>7</issue>
<page-range>293-306</page-range></nlm-citation>
</ref>
<ref id="B55">
<nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Yi]]></surname>
<given-names><![CDATA[J.]]></given-names>
</name>
<name>
<surname><![CDATA[Liu]]></surname>
<given-names><![CDATA[W.]]></given-names>
</name>
<name>
<surname><![CDATA[Jiang]]></surname>
<given-names><![CDATA[W.]]></given-names>
</name>
<name>
<surname><![CDATA[Qin]]></surname>
<given-names><![CDATA[M.]]></given-names>
</name>
<name>
<surname><![CDATA[Yang]]></surname>
<given-names><![CDATA[L.]]></given-names>
</name>
<name>
<surname><![CDATA[Liu]]></surname>
<given-names><![CDATA[D.]]></given-names>
</name>
<name>
<surname><![CDATA[Xiao]]></surname>
<given-names><![CDATA[C.]]></given-names>
</name>
<name>
<surname><![CDATA[Du]]></surname>
<given-names><![CDATA[L.]]></given-names>
</name>
<name>
<surname><![CDATA[Sha]]></surname>
<given-names><![CDATA[E.H.-M]]></given-names>
</name>
</person-group>
<source><![CDATA[An improved thermal model for static optimization of application mapping and scheduling in multiprocessor system-on-chip]]></source>
<year>2014</year>
<conf-name><![CDATA[ Annual Symposium on VLSI (ISVLSI)]]></conf-name>
<conf-date>2014</conf-date>
<conf-loc>Tampa, USA </conf-loc>
<page-range>547-52</page-range></nlm-citation>
</ref>
<ref id="B56">
<nlm-citation citation-type="">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Blem]]></surname>
<given-names><![CDATA[E.]]></given-names>
</name>
<name>
<surname><![CDATA[Menon]]></surname>
<given-names><![CDATA[J.]]></given-names>
</name>
<name>
<surname><![CDATA[Sankaralingam]]></surname>
<given-names><![CDATA[K]]></given-names>
</name>
</person-group>
<source><![CDATA[Data to accompany a detailed analysis of contemporary arm and x86 architectures]]></source>
<year>2013</year>
</nlm-citation>
</ref>
</ref-list>
</back>
</article>
