SciELO - Scientific Electronic Library Online

 
vol.37 issue2Rapid generation of control parameters of Multi-Infeed system through online simulationA CMOS Micro-power, Class-AB "Flipped" Voltage Follower using the quasi floating-gate technique author indexsubject indexarticles search
Home Pagealphabetic serial listing  

Services on Demand

Article

Indicators

Related links

  • On index processCited by Google
  • Have no similar articlesSimilars in SciELO
  • On index processSimilars in Google

Share


Ingeniería e Investigación

Print version ISSN 0120-5609

Abstract

GARCES-SOCARRAS, L.M. et al. Model-based implementation of self-configurable intellectual property modules for image histogram calculation in FPGAs. Ing. Investig. [online]. 2017, vol.37, n.2, pp.74-81. ISSN 0120-5609.  http://dx.doi.org/10.15446/ing.investig.v37n2.62328.

This work presents the development of self-modifiable Intellectual Property (IP) modules for histogram calculation using the model-based design technique provided by Xilinx System Generator. In this work, an analysis and a comparison among histogram calculation architectures are presented, selecting the best solution for the design flow used. Also, the paper emphasizes the use of generic architectures capable of been adjustable by a self-configurable procedure to ensure a processing flow adequate to the application requirements. In addition, the implementation of a configurable IP module for histogram calculation using a model-based design flow is described and some implementation results are shown over a Xilinx FPGA Spartan-6 LX45.

Keywords : Digital image processing; histogram calculation; FPGA; xilinx system generator; MATLAB®/Simulink®; self-configuration.

        · abstract in Spanish     · text in English     · English ( pdf )